CN105159853A - 基于fpga的dfi标准ddr3控制器 - Google Patents
基于fpga的dfi标准ddr3控制器 Download PDFInfo
- Publication number
- CN105159853A CN105159853A CN201510621732.7A CN201510621732A CN105159853A CN 105159853 A CN105159853 A CN 105159853A CN 201510621732 A CN201510621732 A CN 201510621732A CN 105159853 A CN105159853 A CN 105159853A
- Authority
- CN
- China
- Prior art keywords
- data
- controller
- ddr3
- axi
- signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/16—Handling requests for interconnection or transfer for access to memory bus
- G06F13/1668—Details of memory controller
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/382—Information transfer, e.g. on bus using universal interface adapter
- G06F13/385—Information transfer, e.g. on bus using universal interface adapter for adaptation of a particular data processing system to different peripheral devices
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2213/00—Indexing scheme relating to interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F2213/38—Universal adapter
- G06F2213/3852—Converter between protocols
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Dram (AREA)
- Logic Circuits (AREA)
Abstract
Description
Claims (4)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201510621732.7A CN105159853B (zh) | 2015-09-25 | 2015-09-25 | 基于fpga的dfi标准ddr3控制器 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201510621732.7A CN105159853B (zh) | 2015-09-25 | 2015-09-25 | 基于fpga的dfi标准ddr3控制器 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN105159853A true CN105159853A (zh) | 2015-12-16 |
CN105159853B CN105159853B (zh) | 2018-04-24 |
Family
ID=54800714
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201510621732.7A Active CN105159853B (zh) | 2015-09-25 | 2015-09-25 | 基于fpga的dfi标准ddr3控制器 |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN105159853B (zh) |
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN105677594A (zh) * | 2016-01-20 | 2016-06-15 | 中国人民解放军国防科学技术大学 | Ddr3接口中的fpga设备的复位、读写校准方法及设备 |
CN106847319A (zh) * | 2016-12-23 | 2017-06-13 | 深圳市紫光同创电子有限公司 | 一种fpga电路及窗口信号调整方法 |
CN106951379A (zh) * | 2017-03-13 | 2017-07-14 | 郑州云海信息技术有限公司 | 一种基于axi协议的高性能ddr控制器及数据传输方法 |
CN110321260A (zh) * | 2019-06-28 | 2019-10-11 | 西安紫光国芯半导体有限公司 | 一种基于uvm的axi总线接口读写数据比较方法和uvm验证平台 |
CN111475437A (zh) * | 2020-04-14 | 2020-07-31 | 深圳忆联信息系统有限公司 | 固态硬盘soc芯片fpga原型验证ddr的装置、方法、计算机设备及存储介质 |
CN111949578A (zh) * | 2020-08-04 | 2020-11-17 | 西安电子科技大学 | 基于dfi标准的ddr3控制器 |
CN113377290A (zh) * | 2021-06-03 | 2021-09-10 | 电子科技大学 | 基于axi协议的具有深存储和双捕获功能的数据采集装置 |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN103198856A (zh) * | 2013-03-22 | 2013-07-10 | 烽火通信科技股份有限公司 | 一种ddr控制器及请求调度方法 |
CN103440215A (zh) * | 2013-08-18 | 2013-12-11 | 中国电子科技集团公司第四十一研究所 | 基于fpga实现主设备对sdram存储器快速猝发访问的方法及装置 |
US20150200002A1 (en) * | 2014-01-15 | 2015-07-16 | Jiang Lin | Handling maximum activation count limit and target row refresh in ddr4 sdram |
-
2015
- 2015-09-25 CN CN201510621732.7A patent/CN105159853B/zh active Active
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN103198856A (zh) * | 2013-03-22 | 2013-07-10 | 烽火通信科技股份有限公司 | 一种ddr控制器及请求调度方法 |
CN103440215A (zh) * | 2013-08-18 | 2013-12-11 | 中国电子科技集团公司第四十一研究所 | 基于fpga实现主设备对sdram存储器快速猝发访问的方法及装置 |
US20150200002A1 (en) * | 2014-01-15 | 2015-07-16 | Jiang Lin | Handling maximum activation count limit and target row refresh in ddr4 sdram |
Cited By (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN105677594A (zh) * | 2016-01-20 | 2016-06-15 | 中国人民解放军国防科学技术大学 | Ddr3接口中的fpga设备的复位、读写校准方法及设备 |
CN105677594B (zh) * | 2016-01-20 | 2018-08-10 | 中国人民解放军国防科学技术大学 | Ddr3接口中的fpga设备的复位、读写校准方法及设备 |
CN106847319A (zh) * | 2016-12-23 | 2017-06-13 | 深圳市紫光同创电子有限公司 | 一种fpga电路及窗口信号调整方法 |
CN106847319B (zh) * | 2016-12-23 | 2021-06-29 | 深圳市紫光同创电子有限公司 | 一种fpga电路及窗口信号调整方法 |
CN106951379A (zh) * | 2017-03-13 | 2017-07-14 | 郑州云海信息技术有限公司 | 一种基于axi协议的高性能ddr控制器及数据传输方法 |
CN110321260A (zh) * | 2019-06-28 | 2019-10-11 | 西安紫光国芯半导体有限公司 | 一种基于uvm的axi总线接口读写数据比较方法和uvm验证平台 |
CN110321260B (zh) * | 2019-06-28 | 2023-03-24 | 西安紫光国芯半导体有限公司 | 一种基于uvm的axi总线接口读写数据比较方法和uvm验证平台 |
CN111475437A (zh) * | 2020-04-14 | 2020-07-31 | 深圳忆联信息系统有限公司 | 固态硬盘soc芯片fpga原型验证ddr的装置、方法、计算机设备及存储介质 |
CN111949578A (zh) * | 2020-08-04 | 2020-11-17 | 西安电子科技大学 | 基于dfi标准的ddr3控制器 |
CN111949578B (zh) * | 2020-08-04 | 2023-05-09 | 西安电子科技大学 | 基于dfi标准的ddr3控制器 |
CN113377290A (zh) * | 2021-06-03 | 2021-09-10 | 电子科技大学 | 基于axi协议的具有深存储和双捕获功能的数据采集装置 |
CN113377290B (zh) * | 2021-06-03 | 2022-07-26 | 电子科技大学 | 基于axi协议的具有深存储和双捕获功能的数据采集装置 |
Also Published As
Publication number | Publication date |
---|---|
CN105159853B (zh) | 2018-04-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10970240B2 (en) | Protocol including a command-specified timing reference signal | |
CN105159853A (zh) | 基于fpga的dfi标准ddr3控制器 | |
US10311940B2 (en) | Nullifying incorrect sampled data contribution in decision feedback equalizer at restart of forwarded clock in memory system | |
CN110428855B (zh) | 具有本地分别同步的内存模块 | |
US10482936B2 (en) | Signal training for prevention of metastability due to clocking indeterminacy | |
CN111433849B (zh) | 用于存储器装置的连续写入操作的间隙检测 | |
US10360959B2 (en) | Adjusting instruction delays to the latch path in DDR5 DRAM | |
CN113553277A (zh) | 一种ddr5 sdram的高吞吐率、低延迟phy接口电路装置 | |
US10614872B2 (en) | Command signal clock gating | |
US20230075459A1 (en) | Apparatus for transmitting and receiving a signal, a method of operating the same, a memory device, and a method of operating the memory device | |
US20070008791A1 (en) | DQS strobe centering (data eye training) method | |
CN105723351A (zh) | 对存储器控制器进行读训练 | |
US10482946B2 (en) | Management of strobe/clock phase tolerances during extended write preambles | |
US8856579B2 (en) | Memory interface having extended strobe burst for read timing calibration | |
US11188260B2 (en) | Memory module and memory system including the same | |
CN111837187A (zh) | 内部写入均衡电路系统 | |
US10483970B2 (en) | Dynamic termination edge control | |
US7746724B2 (en) | Asynchronous data transmission | |
KR102697455B1 (ko) | 메모리 장치 및 이를 포함하는 메모리 시스템 | |
US10824503B2 (en) | Systems and methods for performing a write pattern in memory devices | |
KR100807459B1 (ko) | 다중 데이터 속도 메모리 장치 및 그의 클록킹 회로, 다중 데이터 속도 메모리 장치 및 그 제어 회로의 동작 방법 | |
JP2012212385A (ja) | メモリインターフェイス制御回路及び半導体集積回路 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
GR01 | Patent grant | ||
GR01 | Patent grant | ||
CP03 | Change of name, title or address |
Address after: 430000, No.1, Canglong North Road, Fenghuang Industrial Park, Donghu New Technology Development Zone, Wuhan City, Hubei Province Patentee after: No. 709 Research Institute of China Shipbuilding Corp. Address before: No.1, zanlong North Road, Fenghuang Industrial Park, Donghu New Technology Development Zone, Wuhan City, Hubei Province Patentee before: NO.709 RESEARCH INSTITUTE OF CHINA SHIPBUILDING INDUSTRY Corp. |
|
CP03 | Change of name, title or address | ||
TR01 | Transfer of patent right |
Effective date of registration: 20220810 Address after: 430000 No. 1 Baihe Road, Guandong Industrial Park, Donghu New Technology Development Zone, Wuhan City, Hubei Province Patentee after: Wuhan lingjiu Microelectronics Co.,Ltd. Address before: 430000, No.1, Canglong North Road, Fenghuang Industrial Park, Donghu New Technology Development Zone, Wuhan City, Hubei Province Patentee before: No. 709 Research Institute of China Shipbuilding Corp. |
|
TR01 | Transfer of patent right |