CN105095597A - Method for building Skill program of PCB design layers and films - Google Patents

Method for building Skill program of PCB design layers and films Download PDF

Info

Publication number
CN105095597A
CN105095597A CN201510531544.5A CN201510531544A CN105095597A CN 105095597 A CN105095597 A CN 105095597A CN 201510531544 A CN201510531544 A CN 201510531544A CN 105095597 A CN105095597 A CN 105095597A
Authority
CN
China
Prior art keywords
program
pcb
plies
skill
software
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201510531544.5A
Other languages
Chinese (zh)
Inventor
李晓
崔铭航
翟西斌
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Inspur Group Co Ltd
Original Assignee
Inspur Group Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Inspur Group Co Ltd filed Critical Inspur Group Co Ltd
Priority to CN201510531544.5A priority Critical patent/CN105095597A/en
Publication of CN105095597A publication Critical patent/CN105095597A/en
Pending legal-status Critical Current

Links

Abstract

The invention discloses a method for building a Skill program of PCB (Printed Circuit Board) design layers and films, and belongs to the field of expansion function development performed on the basis of Allegro software. The method aims at solving the technical problem that how to use an expansion Skill interface provided by the software to edit a database, thus realizing some functions which are not provided by the program and improving the Layout work efficiency. The method has the technical scheme that the method comprises the following steps that: (1) in the Allegro software, after a netlist is imported, a layout and wire distribution density parameter report can be obtained; and (2) the number of signal layers of a PCB is determined according to relevant parameters in the step (1) through being combined with the work frequency and the speed of main signals and the type, number and cost performance requirements of signals with special wire distribution requirements.

Description

A kind of method setting up the Skill program of PCB design aspect and egative film
Technical field
The present invention relates to the expanded function development field that the basis of Allegro software is carried out, specifically a kind of method setting up the Skill program of PCB design aspect and egative film.
Background technology
Have many moneys PCB design software in electronics industry at present, Allegro software, as one wherein, has very abundant and powerful function.This software application exclusive data mode design Storage file, and every part of design document has corresponding self contained data base to support.Two category informations are mainly contained: physical message and logical message in database.The various feature operations of Allegro software are all the editor to this database and operation.Same situation, the expansion Skill interface how using software to provide, carries out editing operation to this database, thus realizes the function that some programs do not provide, and the efficiency improving Layout work is the technical matters being badly in need of at present solving.
summary of the invention
Technical assignment of the present invention is for above weak point, there is provided a kind of and tie the expansion Skill interface using software to provide, editing operation is carried out to this database, thus realize the function that some programs do not provide, improve the method setting up the Skill program of PCB design aspect and egative film of the efficiency of Layout work.
The technical solution adopted for the present invention to solve the technical problems is: a kind of method setting up the Skill program of PCB design aspect and egative film, and step is as follows:
(1), in Allegro software, after importing net table, layout, the report of wiring density parameter can just be obtained;
(2) according to the correlation parameter in step (1) in conjunction with the frequency of operation of main signal, speed, the signal kinds having special cabling requirement, quantity and cost performance requirement, determine the signal number of plies of pcb board;
(3) inside the common scheme of stack design write Skill program, use the signal number of plies of the pcb board determined in this Skill program and step (2), just directly can select the number of plies that will arrange, program just can the good parameter of the number of plies of Lookup protocol and the optimum configurations of egative film.
A kind of method setting up the Skill program of PCB design aspect and egative film of the present invention compared to the prior art, there is following beneficial effect: the various feature operations of Allegro software of the present invention, all the editor to this database and operation, same situation, use the expansion Skill interface that software provides, also can carry out editing operation to this database, thus realize the function that some programs do not provide, improve the efficiency of Layout work.In server PCB design and notebook PCB design, because the restriction of pcb board size, the number of plies many examples of pcb board is as 14 laminates, 16 laminates etc.And the number of plies that corresponding PCB design data exports egative film setting also can increase.According to the method to set up of software, setting cabling aspect, and output egative film can waste a lot of time, arranging with also easily makeing mistakes of repetition.The present invention is inside the common scheme of stack design write Skill program.Use this Skill program, directly can select the number of plies that will arrange, the good parameter of the number of plies of program Lookup protocol and the optimum configurations of egative film, thus increase work efficiency, avoid the problem that mistake is set because the number of plies more.
As can be seen here, the present invention has feature reasonable in design, that structure is simple, easy to use, thus, has good value for applications.
Embodiment
Below in conjunction with specific embodiment, the invention will be further described.
Embodiment 1
(1) revise the menu bar configuration file allegro.men of Allegro software, software default does not install LayoutSkill hurdle, so need to manually add, adds in menu bar by LayoutSkill mono-hurdle; Configuration allegro.men path be C: Cadence SPB_16.5 share pcb text cuimenus; After having revised this project, Allegro software can increase the drop-down toolbar of a LayoutSkill after original menu bar, and the order that we will run can appear in this toolbar.
(2) amendment C: Cadence SPB_16.5 share local pcb under skill
Allegro.ilinit file, add line code wherein: load (" AutoCreateArtowrkFilms.il "), the meaning of this code is for loading this execute file when running menu bar order, and file is called " AutoCreateArtworkfilms ".
(3) AutoCreateArtowrkFilms.il file is put into
C: Cadence SPB_16.5 share local pcb under skill, fill order is by the execute file loaded under this catalogue and run, and this catalogue is the storing directory of Skill file.
(4) in menu bar, perform AutoCreateArtowrkFilms.il order, and by prompting operation, just automatically can create aspect and egative film file, avoid and mistake is set and saves the manual time arranged.
Above-mentioned embodiment is only concrete case of the present invention; scope of patent protection of the present invention includes but not limited to above-mentioned embodiment; any claims according to the invention and any person of an ordinary skill in the technical field to its suitable change done or replacement, all should fall into scope of patent protection of the present invention.
Except the technical characteristic described in instructions, be the known technology of those skilled in the art.

Claims (1)

1. set up a method for the Skill program of PCB design aspect and egative film, it is characterized in that: step is as follows:
(1), in Allegro software, after importing net table, layout, the report of wiring density parameter can just be obtained;
(2) according to the correlation parameter in step (1) in conjunction with the frequency of operation of main signal, speed, the signal kinds having special cabling requirement, quantity and cost performance requirement, determine the signal number of plies of pcb board;
(3) inside the common scheme of stack design write Skill program, use the signal number of plies of the pcb board determined in this Skill program and step (2), just directly can select the number of plies that will arrange, program just can the good parameter of the number of plies of Lookup protocol and the optimum configurations of egative film.
CN201510531544.5A 2015-08-27 2015-08-27 Method for building Skill program of PCB design layers and films Pending CN105095597A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201510531544.5A CN105095597A (en) 2015-08-27 2015-08-27 Method for building Skill program of PCB design layers and films

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201510531544.5A CN105095597A (en) 2015-08-27 2015-08-27 Method for building Skill program of PCB design layers and films

Publications (1)

Publication Number Publication Date
CN105095597A true CN105095597A (en) 2015-11-25

Family

ID=54576022

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201510531544.5A Pending CN105095597A (en) 2015-08-27 2015-08-27 Method for building Skill program of PCB design layers and films

Country Status (1)

Country Link
CN (1) CN105095597A (en)

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN105825032A (en) * 2016-04-08 2016-08-03 浪潮集团有限公司 Method for automatically acquiring center coordinates of structure frame
CN106844888A (en) * 2016-12-29 2017-06-13 郑州云海信息技术有限公司 A kind of quick method that artwork is set in PCB design
CN107194096A (en) * 2017-05-27 2017-09-22 济南浪潮高新科技投资发展有限公司 A kind of method that copper foil is automatically updated in PCB design
CN107194094A (en) * 2017-05-27 2017-09-22 郑州云海信息技术有限公司 A kind of quick method that Color scheme is set in PCB design
CN107449385A (en) * 2017-08-09 2017-12-08 济南浪潮高新科技投资发展有限公司 A kind of spacing detection method and device of part position number
CN108573108A (en) * 2018-04-25 2018-09-25 济南浪潮高新科技投资发展有限公司 A kind of method and device of via that changing PCB based on Allegro
CN108875215A (en) * 2018-06-20 2018-11-23 深圳市亿道数码技术有限公司 PCB Layout is laid out to the method for changing into PCB 3D model
CN111832233A (en) * 2020-07-13 2020-10-27 济南浪潮高新科技投资发展有限公司 Method for checking whether signal line exists below special device in PCB design

Cited By (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN105825032A (en) * 2016-04-08 2016-08-03 浪潮集团有限公司 Method for automatically acquiring center coordinates of structure frame
CN106844888A (en) * 2016-12-29 2017-06-13 郑州云海信息技术有限公司 A kind of quick method that artwork is set in PCB design
CN107194096A (en) * 2017-05-27 2017-09-22 济南浪潮高新科技投资发展有限公司 A kind of method that copper foil is automatically updated in PCB design
CN107194094A (en) * 2017-05-27 2017-09-22 郑州云海信息技术有限公司 A kind of quick method that Color scheme is set in PCB design
CN107449385A (en) * 2017-08-09 2017-12-08 济南浪潮高新科技投资发展有限公司 A kind of spacing detection method and device of part position number
CN108573108A (en) * 2018-04-25 2018-09-25 济南浪潮高新科技投资发展有限公司 A kind of method and device of via that changing PCB based on Allegro
CN108875215A (en) * 2018-06-20 2018-11-23 深圳市亿道数码技术有限公司 PCB Layout is laid out to the method for changing into PCB 3D model
CN111832233A (en) * 2020-07-13 2020-10-27 济南浪潮高新科技投资发展有限公司 Method for checking whether signal line exists below special device in PCB design
CN111832233B (en) * 2020-07-13 2024-03-26 山东浪潮科学研究院有限公司 Method for checking whether signal wires exist below special devices in PCB design

Similar Documents

Publication Publication Date Title
CN105095597A (en) Method for building Skill program of PCB design layers and films
CN105447240A (en) Implementation method for automatically establishing PCB design layer and back sheet
CN102722372B (en) Method and system for automatically generating codes through classification and configuration
CN106020830A (en) Method for automatically deleting unconnected vias in Allegro software
CN104102510B (en) Integration and configuration system for IEC (international electrotechnical commission) 61850 network processor chips
CN103809977A (en) Implementation method of Skill program of automatic mirroring Layout design
CN101794339A (en) Method and system for realizing portable multiplexing of printed circuit board
CN104462706A (en) Method for automatically building specific-width plate edge copper in ALLEGRO software
CN109933322A (en) A kind of page editing method, apparatus and computer readable storage medium
CN103810346A (en) Method for checking part height restrictions through ALLEGRO software
CN105700890A (en) Skill program realization method automatically deleting dangling vias in PCB design
CN105426609A (en) Method for automatically deleting dangling lines in PCB design
CN104572091A (en) Application software realization method and device as well as computer equipment
CN108536915A (en) Pad design method and apparatus in a kind of printing board PCB design drawing
CN102779045B (en) A kind of interface creating method, interface editor and electronic equipment
CN103942280A (en) Automatic code generating method based on data structure
CN104408273A (en) Design method for rapidly changing electrical properties of through hole in PCB (Printed Circuit Board)
CN105447072A (en) Configurable interface framework as well as searching method and system utilizing framework
CN107085641A (en) A kind of quick positioning copper sheet void method in Allegro softwares
CN105426635A (en) Skill program implementation method capable of establishing Differential Pair Gnd Vias automatically
CN105224719A (en) A kind of method realizing same page part and sort out fast
CN109800496A (en) A method of via hole is added along pcb board side
CN106126800A (en) A kind of Allegro software replicates the attribute copper method to other aspects automatically
CN103761395B (en) Method for generating dynamic report of virtual terminal of intelligent substation
CN107783800A (en) A kind of method for replacing specified aperture via automatic in Allegro softwares

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
WD01 Invention patent application deemed withdrawn after publication

Application publication date: 20151125

WD01 Invention patent application deemed withdrawn after publication