CN103809977A - Implementation method of Skill program of automatic mirroring Layout design - Google Patents
Implementation method of Skill program of automatic mirroring Layout design Download PDFInfo
- Publication number
- CN103809977A CN103809977A CN201410057031.0A CN201410057031A CN103809977A CN 103809977 A CN103809977 A CN 103809977A CN 201410057031 A CN201410057031 A CN 201410057031A CN 103809977 A CN103809977 A CN 103809977A
- Authority
- CN
- China
- Prior art keywords
- layout design
- skill
- file
- mirror
- pcb
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Landscapes
- Stored Programmes (AREA)
- User Interface Of Digital Computer (AREA)
Abstract
The invention discloses an implementation method of a Skill program of automatic mirroring Layout design. In PCB Layout design, the Skill program is implemented by modifying partial configuration files of software, and therefore a background database of the Layout design is modified directly. According to the implementation method, the Skill program is used, mirroring of parts, wiring, via holes and copper foil can be carried out together, waste of a large amount of work done at the early stage of Layout is avoided, a large amount of working hour waste caused by re-layout and rewiring after part mirroring is avoided, and therefore working efficiency is improved.
Description
Technical field
The present invention relates to a kind of implementation method of Skill program of automatic mirror-image Layout design.
Technical background
Have many moneys PCB design software in electronics industry at present, Allegro software, as one wherein, has very abundant and powerful function.This software application exclusive data mode design Storage file, and every part of design document has corresponding self contained data base to support.In database, mainly contain two category informations: physical message and logical message.The various feature operations of Allegro software are all editor and the operations to this database.Same situation, the expansion Skill interface that uses software to provide, also can carry out editing operation to this database, thereby realize the function that some programs do not provide, and improves the efficiency of Layout work.
The present invention is the expanded function exploitation of carrying out on the basis of Allegro software.By the Skill routine interface of Allegro software, can realize some extended operations outside software basic function, similar third party's application and development take Allegro software as platform.
In PCB Layout design, there is the concept at an aspect and visual angle, Top face and Bottom face, the namely front and back in our real life, this concept also exists in structural design.Such as a pcb board, our selected CPU face is TOP face, and so corresponding another side is exactly Bottom face, the like, line up from top to bottom, be exactly the physics lamination of a pcb board.We are mapped to this lamination in software, set up the aspect the same with physics lamination in software, and to these aspects editor that connects up, are exactly our PCB Layout design effort.
In actual Layout work, the editing operation that we carry out Top aspect and Bottom aspect is maximum, because on pcb board, our all components and parts are all positioned on Top face and Bottom face.In real work, we need often to change the place and route of Top face and Bottom face, may be sometimes for commensurate structure design, or Power Management Design, heat dissipation design etc.Before whole plate layout is not determined, a large amount of design efforts has been carried out in Layout design.Sometimes the layout of whole functional module can be done large-scale adjustment, such as PCH bridge sheet is originally and is positioned over PCB front (Top), and after change, may need to be placed into Bottom face, this situation, is the problem that we run into.Allegro software is supported at present only the mirror image operation to part, be exactly Symbol directly from Top face mirror image switch to Bottom face, but do not support the mirror image of cabling and via hole.So in this case, the extensive work that Layout does in earlier stage only can slattern, and after part mirror image, needs again layout, wiring, causes a large amount of wastes in man-hour.
Summary of the invention
The technical problem to be solved in the present invention is: the function of this Skill program is exactly in order to solve this difficult problem.Use this Skill program, can be directly part and cabling, via hole, Copper Foil mirror image together, there will not be the phenomenon of above mentioning, thereby increases work efficiency.
The present invention is the expanded function exploitation of carrying out on the basis of Allegro software.By the Skill routine interface of Allegro software, can realize some extended operations outside software basic function, similar third party's application and development take Allegro software as platform.
The enforcement of this Skill program need to be revised the partial configuration file of software, to reach necessary running environment, thereby the background data base of Layout design is directly revised.
The part of original code of this Skill program is as follows:
axlCmdRegister("Mirall" 'mirror)
procedure(mirror()
let(()
;axlSetFindFilter( enabled list("noall" "clines" "vias") onButtons "all")
axlSetFindFilter( enabled list( "symbols" "clines" "clinesegs" "vias" "shapes") )
axlAddSelectBox()
;axlAddSelectPoint()
;axlWindowBoxSet()
d=axlGetSelSet()
a=caadr(axlExtentLayout())
axlTransformObject(d mirror t angle 0 origin a:0.0 )
axlClearSelSet()
)
)
Below only win subprogram example code.
The technical solution adopted in the present invention is:
A kind of implementation method of Skill program of automatic mirror-image Layout design, in PCB Layout design, by revising the partial configuration file of software, implement Skill program, thereby the background data base to Layout design is directly revised, and described method step is as follows:
A, first revise the menu bar file of Allegro software, LayoutSkill mono-hurdle is added in menu bar, configuration allegro.men path be C: Cadence SPB_16.5 share pcb text cuimenus, add following code in the relevant position of this file, this code act as and in menu bar, adds corresponding project:
MENUITEM “Mirror All”, “s1004”
B, revise C: Cadence SPB_16.5 share local pcb allegro.ilinit file under skill, add therein line code:
Load(“s1004.il”) ;;Mirror Shape,Via,Cline,Symbol
C, by s1004.il file be put into C: Cadence SPB_16.5 share local pcb under skill;
D, in menu bar, carry out Mirror All order, and by prompting operation, just can realize the function of this Skill program.
Beneficial effect of the present invention is:
The present invention uses this Skill program, can be directly part and cabling, via hole, Copper Foil mirror image together, the extensive work of avoiding Layout in earlier stage to do is wasted, avoid needing again layout, wiring to cause a large amount of wastes in man-hour after part mirror image, thereby increased work efficiency.
Accompanying drawing explanation
Fig. 1 is code MENUITEM " Mirror All ", and " s1004 " be point of addition schematic diagram hereof;
Fig. 2 is code Load (" s1004.il ") point of addition schematic diagram hereof;
Fig. 3 is the schematic diagram that Mirror All order is carried out in menu bar.
Embodiment
With reference to the accompanying drawings, by embodiment, the present invention is further described:
A kind of implementation method of Skill program of automatic mirror-image Layout design, in PCB Layout design, by revising the partial configuration file of software, implement Skill program, thereby the background data base to Layout design is directly revised, and described method step is as follows:
A, first revise the menu bar file of Allegro software, LayoutSkill mono-hurdle is added in menu bar, configuration allegro.men path be C: Cadence SPB_16.5 share pcb text cuimenus, add following code in the relevant position of this file, this code act as and in menu bar, adds corresponding project:
MENUITEM “Mirror All”, “s1004”
B, revise C: Cadence SPB_16.5 share local pcb allegro.ilinit file under skill, add therein line code:
Load(“s1004.il”) ;;Mirror Shape,Via,Cline,Symbol
C, by s1004.il file be put into C: Cadence SPB_16.5 share local pcb under skill;
D, in menu bar, carry out Mirror All order, and by prompting operation, just can realize the function of this Skill program.
Claims (1)
1. an implementation method for the Skill program of automatic mirror-image Layout design, in PCB Layout design, by revising the partial configuration file of software, implement Skill program, thereby the background data base to Layout design is directly revised, and it is characterized in that, described method step is as follows:
A, first revise the menu bar file of Allegro software, LayoutSkill mono-hurdle is added in menu bar, configuration allegro.men path be C: Cadence SPB_16.5 share pcb text cuimenus, add following code in the relevant position of this file, this code act as and in menu bar, adds corresponding project:
MENUITEM “Mirror All”, “s1004”
B, revise C: Cadence SPB_16.5 share local pcb allegro.ilinit file under skill, add therein line code:
Load(“s1004.il”) ;;Mirror Shape,Via,Cline,Symbol
C, by s1004.il file be put into C: Cadence SPB_16.5 share local pcb under skill;
D, in menu bar, carry out Mirror All order, and by prompting operation, just can realize the function of this Skill program.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201410057031.0A CN103809977A (en) | 2014-02-20 | 2014-02-20 | Implementation method of Skill program of automatic mirroring Layout design |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201410057031.0A CN103809977A (en) | 2014-02-20 | 2014-02-20 | Implementation method of Skill program of automatic mirroring Layout design |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN103809977A true CN103809977A (en) | 2014-05-21 |
Family
ID=50706803
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201410057031.0A Pending CN103809977A (en) | 2014-02-20 | 2014-02-20 | Implementation method of Skill program of automatic mirroring Layout design |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN103809977A (en) |
Cited By (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104462712A (en) * | 2014-12-19 | 2015-03-25 | 上海斐讯数据通信技术有限公司 | Method and system capable of controlling deleted segments in PCB layout process |
| CN104915466A (en) * | 2015-02-11 | 2015-09-16 | 深圳市一博科技有限公司 | Design method for achieving automatic page layout according to schematic diagram |
| CN105426635A (en) * | 2015-12-22 | 2016-03-23 | 浪潮集团有限公司 | Skill program implementation method capable of establishing Differential Pair Gnd Vias automatically |
| CN105677970A (en) * | 2016-01-07 | 2016-06-15 | 浪潮集团有限公司 | Copper-deficiency automatic supplementing method with no need of repeatedly avoiding copper |
| CN105700890A (en) * | 2016-01-20 | 2016-06-22 | 浪潮集团有限公司 | Skill program realization method automatically deleting dangling vias in PCB design |
| CN105825032A (en) * | 2016-04-08 | 2016-08-03 | 浪潮集团有限公司 | Method for automatically acquiring center coordinates of structure frame |
| CN107066763A (en) * | 2017-05-17 | 2017-08-18 | 济南浪潮高新科技投资发展有限公司 | A kind of method that component is put according to schematic diagram automatic paging |
| CN107194096A (en) * | 2017-05-27 | 2017-09-22 | 济南浪潮高新科技投资发展有限公司 | A kind of method that copper foil is automatically updated in PCB design |
| CN107451328A (en) * | 2017-06-27 | 2017-12-08 | 北方电子研究院安徽有限公司 | A kind of method that correct labeling includes the domain gauze of MIM capacitor |
| CN107563060A (en) * | 2017-09-01 | 2018-01-09 | 郑州云海信息技术有限公司 | The fast automatic Gerberout of pcb board method and system are realized using Skill programs |
| CN113260153A (en) * | 2021-04-22 | 2021-08-13 | 广东机电职业技术学院 | Design method, system, device and storage medium of circuit board mirror image circuit |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20050240917A1 (en) * | 2004-04-21 | 2005-10-27 | Yuh-Cherng Wu | Software configuration program for software applications |
| CN103116497A (en) * | 2013-03-05 | 2013-05-22 | 北京经纬恒润科技有限公司 | Multiple-electronic-control-unit building method based on software platform and system thereof |
-
2014
- 2014-02-20 CN CN201410057031.0A patent/CN103809977A/en active Pending
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20050240917A1 (en) * | 2004-04-21 | 2005-10-27 | Yuh-Cherng Wu | Software configuration program for software applications |
| CN103116497A (en) * | 2013-03-05 | 2013-05-22 | 北京经纬恒润科技有限公司 | Multiple-electronic-control-unit building method based on software platform and system thereof |
Non-Patent Citations (2)
| Title |
|---|
| 无风: "《奈因PCB网站：http://www.linelayout.com/bbs/html/2009923/4644.html》", 23 September 2009 * |
| 这男子憔悴: "《eda365网站：http://www.eda365.com/forum.php?mod=viewthread&tid=86776&page=1&_dsign=4839b1e5》", 14 May 2013 * |
Cited By (12)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104462712A (en) * | 2014-12-19 | 2015-03-25 | 上海斐讯数据通信技术有限公司 | Method and system capable of controlling deleted segments in PCB layout process |
| CN104915466A (en) * | 2015-02-11 | 2015-09-16 | 深圳市一博科技有限公司 | Design method for achieving automatic page layout according to schematic diagram |
| CN105426635A (en) * | 2015-12-22 | 2016-03-23 | 浪潮集团有限公司 | Skill program implementation method capable of establishing Differential Pair Gnd Vias automatically |
| CN105677970A (en) * | 2016-01-07 | 2016-06-15 | 浪潮集团有限公司 | Copper-deficiency automatic supplementing method with no need of repeatedly avoiding copper |
| CN105700890A (en) * | 2016-01-20 | 2016-06-22 | 浪潮集团有限公司 | Skill program realization method automatically deleting dangling vias in PCB design |
| CN105825032A (en) * | 2016-04-08 | 2016-08-03 | 浪潮集团有限公司 | Method for automatically acquiring center coordinates of structure frame |
| CN107066763A (en) * | 2017-05-17 | 2017-08-18 | 济南浪潮高新科技投资发展有限公司 | A kind of method that component is put according to schematic diagram automatic paging |
| CN107194096A (en) * | 2017-05-27 | 2017-09-22 | 济南浪潮高新科技投资发展有限公司 | A kind of method that copper foil is automatically updated in PCB design |
| CN107451328A (en) * | 2017-06-27 | 2017-12-08 | 北方电子研究院安徽有限公司 | A kind of method that correct labeling includes the domain gauze of MIM capacitor |
| CN107563060A (en) * | 2017-09-01 | 2018-01-09 | 郑州云海信息技术有限公司 | The fast automatic Gerberout of pcb board method and system are realized using Skill programs |
| CN113260153A (en) * | 2021-04-22 | 2021-08-13 | 广东机电职业技术学院 | Design method, system, device and storage medium of circuit board mirror image circuit |
| CN113260153B (en) * | 2021-04-22 | 2022-10-21 | 广东机电职业技术学院 | Design method, system, device and storage medium of circuit board mirror image circuit |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN103809977A (en) | Implementation method of Skill program of automatic mirroring Layout design | |
| CN104462712A (en) | Method and system capable of controlling deleted segments in PCB layout process | |
| CN103914315B (en) | Configuration method of drivers | |
| CN106020830A (en) | Method for automatically deleting unconnected vias in Allegro software | |
| Drumea | EDUCATION IN DEVELOPMENT OF ELECTRONIC MODULES USING FREE AND OPEN SOURCE SOFTWARE TOOLS. | |
| CN104462706A (en) | Method for automatically building specific-width plate edge copper in ALLEGRO software | |
| CN109933322A (en) | A kind of page editing method, apparatus and computer readable storage medium | |
| CN105095597A (en) | Method for building Skill program of PCB design layers and films | |
| CN104317595A (en) | Background-push component-based graphical monitoring device based on SVG (scalable vector graphics) and operating method thereof | |
| CN104408273A (en) | Design method for rapidly changing electrical properties of through hole in PCB (Printed Circuit Board) | |
| CN108829653A (en) | A kind of generation method of report, device, equipment and medium | |
| CN104598233A (en) | Code generation method | |
| CN107085641A (en) | A kind of quick positioning copper sheet void method in Allegro softwares | |
| CN103345386A (en) | Software production method, device and operation system | |
| CN109062570A (en) | A kind of method and storage medium automatically generating drawing based on EPLAN software | |
| CN105426609A (en) | Method for automatically deleting dangling lines in PCB design | |
| CN103257852A (en) | Method and device for building development environment of distributed application system | |
| CN102708051A (en) | Continuous integration method and continuous integration system for program | |
| CN101989310A (en) | Automatic system and method of wiring design of circuit board | |
| CN107783800A (en) | A kind of method for replacing specified aperture via automatic in Allegro softwares | |
| CN106775779A (en) | A kind of automatic method for assigning via net attributes in Allegro softwares | |
| CN105224719A (en) | A kind of method realizing same page part and sort out fast | |
| CN105426635A (en) | Skill program implementation method capable of establishing Differential Pair Gnd Vias automatically | |
| CN105677992A (en) | Method for automatically deleting DANGLING LINES in ALLEGRO software | |
| CN105930555A (en) | Implementing method for automatically deleting SKILL program of suspension vias in PCB design |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| RJ01 | Rejection of invention patent application after publication | ||
| RJ01 | Rejection of invention patent application after publication |
Application publication date: 20140521 |