CN105044124A - Glass flaw classification device based on gray mean value analysis - Google Patents

Glass flaw classification device based on gray mean value analysis Download PDF

Info

Publication number
CN105044124A
CN105044124A CN201510536657.4A CN201510536657A CN105044124A CN 105044124 A CN105044124 A CN 105044124A CN 201510536657 A CN201510536657 A CN 201510536657A CN 105044124 A CN105044124 A CN 105044124A
Authority
CN
China
Prior art keywords
glass
flaw
gray
image
threshold
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201510536657.4A
Other languages
Chinese (zh)
Inventor
李明英
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Individual
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Priority to CN201510536657.4A priority Critical patent/CN105044124A/en
Publication of CN105044124A publication Critical patent/CN105044124A/en
Pending legal-status Critical Current

Links

Abstract

The invention relates to a glass flaw classification device based on gray mean value analysis. The glass flaw classification device comprises a glass conveying structure, an image detection mechanism, an FPGA chip and a DSP chip, wherein the glass conveying structure is used for rolling all pieces of glass to be detected to the lower side of the image detection mechanism one by one; the image detection mechanism is used for carrying out data acquisition on the glass to be detected to obtain a glass acquisition image; the FPGA chip is connected with the image detection mechanism and is used for carrying out image pre-processing operation on the glass acquisition image to obtain a pre-processed glass image; and the DSP chip is connected with the FPGA chip and is used for performing the gray mean value analysis on the pre-processed glass image to determine types of flaws in the glass to be detected. With the adoption of the glass flaw classification device, all types of the flaws in the glass to be detected can be intelligently identified according to gray features of the flaws.

Description

Based on the glass flaws sorter that gray average is analyzed
Technical field
The present invention relates to Product checking field, particularly relate to a kind of glass flaws sorter analyzed based on gray average.
Background technology
For the glass product of glass manufacturer production, if there is flaw in appearance, not only affect the aesthetic property of design, and the quality of the final engineering of very possible impact, easily cause economic loss and personal injury.Therefore, the detection of flaw classification is carried out for the glass just dispatched from the factory, to glass manufacturer change production technology, improve the quality of products extremely important.
But glass flaws detection scheme of the prior art cannot distinguish several major flaws of glass product effectively: paste tin, snotter, bubble, surface irregularity and cut.Cannot carry out under the prerequisite that flaw classification effectively distinguishes, glass manufacturer is also difficult to problem identificatioin place, cannot provide evolutionary approach for follow-up qualified glass production.
For this reason, the present invention proposes a kind of glass flaws sorter analyzed based on gray average, effectively can distinguish several major flaws of glass product: paste tin, snotter, bubble, surface irregularity and cut, the subsequent production for glass manufacturer provides important reference data.
Summary of the invention
In order to solve the technical matters that prior art exists, the invention provides a kind of glass flaws sorter analyzed based on gray average, EPLD control circuit, high-speed cache dual port RAM, fpga chip and described dsp chip is adopted to build the primary structure of glass flaws sorter, with the gray-scale value of the flaw image detected for reference, effectively distinguish several major flaws of glass product: paste tin, snotter, bubble, surface irregularity and cut.
According to an aspect of the present invention, provide a kind of glass flaws sorter analyzed based on gray average, described sorter comprises glass transfer structure, image detection mechanism, fpga chip and dsp chip, described glass transfer structure is used for block-by-block and rolls each block of glass to be detected under image detection mechanism, described image detection mechanism is used for carrying out data acquisition to glass blocks to be detected and gathers image to obtain glass, described fpga chip is connected with described image detection mechanism, image pretreatment operation is carried out for gathering image to described glass, to obtain pretreated glass image, described dsp chip is connected with described fpga chip, for performing gray average analysis to determine the flaw classification in glass blocks to be detected to described pretreated glass image.
More specifically, in the described glass flaws sorter analyzed based on gray average, also comprise: high-speed cache dual port RAM, for connecting described fpga chip and described dsp chip, glass transmits entrance, above the front end being arranged on glass travelling belt, for one by one glass blocks to be detected being placed into glass travelling belt, SDRAM memory device, for prestoring flaw tonal range, described flaw tonal range is made up of flaw gray scale upper limit threshold and flaw gray scale lower threshold, the value of flaw gray scale upper limit threshold and flaw gray scale lower threshold all between 0-255, also for storing flaw gray threshold, described glass transfer structure, comprises servomotor, glass travelling belt and multiple rotation roller bearing, and multiple rotation roller bearing drives the glass blocks of glass travelling belt horizontal transmission above it, and servomotor is for driving multiple rotation roller bearing, described image detection mechanism, be arranged on the top of glass travelling belt medium position, comprise cmos image sensor, red green optical filter and camera lens, red green optical filter is arranged between cmos image sensor and camera lens, and cmos image sensor is used for taking to obtain glass to glass blocks to be detected and gathers image, described fpga chip is integrated with self-adaptation recursive filtering subset, medium filtering subset, change of scale enhancer equipment, gray processing process subset and flaw Target Segmentation subset, described self-adaptation recursive filtering subset is connected with described cmos image sensor, the process of self-adaptation recursive filtering is performed for gathering image to described glass, gather the Gaussian noise in image with glass described in filtering, obtain self-adaptation recursive filtering image, described medium filtering subset is connected with described self-adaptation recursive filtering subset, for performing medium filtering process to described self-adaptation recursive filtering image, with the scattering composition in self-adaptation recursive filtering image described in filtering, obtains medium filtering image, described change of scale enhancer equipment is connected with described medium filtering subset, strengthening process, to strengthen the contrast of object and background in image, obtaining and strengthening image for performing change of scale to described medium filtering image, the all pixels of grey scale pixel value in described enhancing image in described flaw tonal range are formed flaw subimage and export by described flaw Target Segmentation subset and described change of scale enhancer equipment connection, EPLD control circuit, connects described high-speed cache dual port RAM, described fpga chip and described dsp chip, for controlling described high-speed cache dual port RAM, data interaction between described fpga chip and described dsp chip and sequential, power-supply unit, for other consumers of described sorter provide electric power supply, and is connected with described EPLD control circuit, with under the control of described EPLD control circuit, for described sorter provides battery saving mode and normal electricity consumption pattern two kinds of power modes, described dsp chip and described SDRAM memory device, described high-speed cache dual port RAM is connected respectively with described EPLD control circuit, receive described flaw subimage and described flaw gray threshold, calculate the average gray of described flaw subimage, when described average gray is less than or equal to described flaw gray threshold, judge that flaw classification is as pasting tin or snotter, when described average gray is greater than described flaw gray threshold and in described flaw subimage, intermediate pixel gray-scale value is higher than edge gray-scale pixel values, judge that flaw classification is bubble, when described average gray is greater than described flaw gray threshold and in described flaw subimage, intermediate pixel gray-scale value is lower than edge gray-scale pixel values, judge that flaw classification is surface irregularity or cut, Wireless Telecom Equipment, is connected with described dsp chip, for receiving the steering order that far-end server sends, also for being sent in far-end server by glass batch defective signal and flaw classification by wireless communication link, liquid crystal display, is connected with described dsp chip, for showing glass batch defective signal and flaw classification in real time, wherein, described dsp chip also comprises counting unit, the flaw subimage of described dsp chip to every block glass to be detected carries out sum of all pixels statistics, for every block glass to be detected, when the sum of all pixels of its flaw subimage is greater than presetted pixel threshold value, the count value of described counting unit adds 1 automatically, and when the sum of all pixels of its flaw subimage is less than or equal to presetted pixel threshold value, the count value of described counting unit remains unchanged, described dsp chip, when the count value of described counting unit is more than or equal to default count threshold, sends glass batch defective signal, described presetted pixel threshold value and described default count threshold are pre-stored in the internal memory of described dsp chip.
More specifically, in the described glass flaws sorter analyzed based on gray average, described sorter also comprises: input keyboard, be connected with described dsp chip and described SDRAM memory device, for under the operation of user, input described flaw gray threshold, described presetted pixel threshold value and described default count threshold.
More specifically, in the described glass flaws sorter analyzed based on gray average: described power-supply unit comprises solar powered device, commercial power interface, change-over switch and electric pressure converter, described change-over switch is connected respectively with described solar powered device and described commercial power interface, line voltage size according to commercial power interface place determines whether be switched to described solar powered device to be powered by described solar powered device, described electric pressure converter is connected with described change-over switch, with the 5V voltage transitions will inputted by change-over switch for 3.3V voltage.
More specifically, in the described glass flaws sorter analyzed based on gray average: by integrated for described SDRAM memory device in described dsp chip.
More specifically, in the described glass flaws sorter analyzed based on gray average: alternatively, adopt described SDRAM memory device to prestore described presetted pixel threshold value and described default count threshold.
Accompanying drawing explanation
Below with reference to accompanying drawing, embodiment of the present invention are described, wherein:
Fig. 1 is the block diagram of the glass flaws sorter based on gray average analysis illustrated according to an embodiment of the present invention.
Reference numeral: 1 glass transfer structure; 2DSP chip; 3 image detection mechanism; 4FPGA chip
Embodiment
Below with reference to accompanying drawings the embodiment of the glass flaws sorter based on gray average analysis of the present invention is described in detail.
In Improving Glass Manufacturing Processes, how to overcome the existence of various flaw, for glass, manufacturer is extremely important.Usually, glass manufacturer improves glass finished-product quality in the following ways: carry out the detection of flaw classification to glass finished-product, and the flaw type according to detecting changes process of glass targetedly, thus eliminates the glass flaws detected.
But, for several major flaws of glass in prior art: paste tin, snotter, bubble, surface irregularity and cut and lack effective detection scheme.Cannot carry out under the prerequisite that flaw classification effectively distinguishes, glass manufacturer is also difficult to problem identificatioin place, cannot eliminate the glass flaws of appearance.
In order to overcome above-mentioned deficiency, the present invention has built a kind of glass flaws sorter analyzed based on gray average, adopts the detection architecture and detected parameters that are applicable to glass and glass flaws characteristic, effectively identifies above-mentioned several major glass flaw.
Fig. 1 is the block diagram of the glass flaws sorter based on gray average analysis illustrated according to an embodiment of the present invention, described sorter comprises glass transfer structure, image detection mechanism, fpga chip and dsp chip, described glass transfer structure is used for block-by-block and rolls each block of glass to be detected under image detection mechanism, described image detection mechanism is used for carrying out data acquisition to glass blocks to be detected and gathers image to obtain glass, described fpga chip is connected with described image detection mechanism, image pretreatment operation is carried out for gathering image to described glass, to obtain pretreated glass image, described dsp chip is connected with described fpga chip, for performing gray average analysis to determine the flaw classification in glass blocks to be detected to described pretreated glass image.
Then, continue to be further detailed the concrete structure of the glass flaws sorter based on gray average analysis of the present invention.
Described sorter also comprises: high-speed cache dual port RAM, for connecting described fpga chip and described dsp chip.
Described sorter also comprises: glass transmits entrance, above the front end being arranged on glass travelling belt, for one by one glass blocks to be detected being placed into glass travelling belt.
Described sorter also comprises: SDRAM memory device, for prestoring flaw tonal range, described flaw tonal range is made up of flaw gray scale upper limit threshold and flaw gray scale lower threshold, the value of flaw gray scale upper limit threshold and flaw gray scale lower threshold all between 0-255, also for storing flaw gray threshold.
Described glass transfer structure, comprises servomotor, glass travelling belt and multiple rotation roller bearing, and multiple rotation roller bearing drives the glass blocks of glass travelling belt horizontal transmission above it, and servomotor is for driving multiple rotation roller bearing.
Described image detection mechanism, be arranged on the top of glass travelling belt medium position, comprise cmos image sensor, red green optical filter and camera lens, red green optical filter is arranged between cmos image sensor and camera lens, and cmos image sensor is used for taking to obtain glass to glass blocks to be detected and gathers image.
Described fpga chip is integrated with self-adaptation recursive filtering subset, medium filtering subset, change of scale enhancer equipment, gray processing process subset and flaw Target Segmentation subset.
Described self-adaptation recursive filtering subset is connected with described cmos image sensor, performs the process of self-adaptation recursive filtering, gather the Gaussian noise in image, obtain self-adaptation recursive filtering image with glass described in filtering for gathering image to described glass.
Described medium filtering subset is connected with described self-adaptation recursive filtering subset, for performing medium filtering process to described self-adaptation recursive filtering image, with the scattering composition in self-adaptation recursive filtering image described in filtering, obtains medium filtering image.
Described change of scale enhancer equipment is connected with described medium filtering subset, strengthening process, to strengthen the contrast of object and background in image, obtaining and strengthening image for performing change of scale to described medium filtering image.
The all pixels of grey scale pixel value in described enhancing image in described flaw tonal range are formed flaw subimage and export by described flaw Target Segmentation subset and described change of scale enhancer equipment connection.
Described sorter also comprises: EPLD control circuit, connect described high-speed cache dual port RAM, described fpga chip and described dsp chip, for controlling described high-speed cache dual port RAM, data interaction between described fpga chip and described dsp chip and sequential.
Described sorter also comprises: power-supply unit, for other consumers of described sorter provide electric power supply, and be connected with described EPLD control circuit, with under the control of described EPLD control circuit, for described sorter provides battery saving mode and normal electricity consumption pattern two kinds of power modes.
Described dsp chip and described SDRAM memory device, described high-speed cache dual port RAM is connected respectively with described EPLD control circuit, receive described flaw subimage and described flaw gray threshold, calculate the average gray of described flaw subimage, when described average gray is less than or equal to described flaw gray threshold, judge that flaw classification is as pasting tin or snotter, when described average gray is greater than described flaw gray threshold and in described flaw subimage, intermediate pixel gray-scale value is higher than edge gray-scale pixel values, judge that flaw classification is bubble, when described average gray is greater than described flaw gray threshold and in described flaw subimage, intermediate pixel gray-scale value is lower than edge gray-scale pixel values, judge that flaw classification is surface irregularity or cut.
Described sorter also comprises: Wireless Telecom Equipment, is connected with described dsp chip, for receiving the steering order that far-end server sends, also for being sent in far-end server by glass batch defective signal and flaw classification by wireless communication link; Liquid crystal display, is connected with described dsp chip, for showing glass batch defective signal and flaw classification in real time.
Wherein, described dsp chip also comprises counting unit, the flaw subimage of described dsp chip to every block glass to be detected carries out sum of all pixels statistics, for every block glass to be detected, when the sum of all pixels of its flaw subimage is greater than presetted pixel threshold value, the count value of described counting unit adds 1 automatically, and when the sum of all pixels of its flaw subimage is less than or equal to presetted pixel threshold value, the count value of described counting unit remains unchanged; Described dsp chip, when the count value of described counting unit is more than or equal to default count threshold, sends glass batch defective signal; Described presetted pixel threshold value and described default count threshold are pre-stored in the internal memory of described dsp chip.
Alternatively, in described sorter, described sorter also comprises: input keyboard, is connected with described dsp chip and described SDRAM memory device, for under the operation of user, input described flaw gray threshold, described presetted pixel threshold value and described default count threshold; Described power-supply unit comprises solar powered device, commercial power interface, change-over switch and electric pressure converter, described change-over switch is connected respectively with described solar powered device and described commercial power interface, line voltage size according to commercial power interface place determines whether be switched to described solar powered device to be powered by described solar powered device, described electric pressure converter is connected with described change-over switch, with the 5V voltage transitions will inputted by change-over switch for 3.3V voltage; By integrated for described SDRAM memory device in described dsp chip; And alternatively, adopt described SDRAM memory device to prestore described presetted pixel threshold value and described default count threshold.
In addition, FPGA (Field-ProgrammableGateArray), i.e. field programmable gate array, he is the product further developed on the basis of the programming devices such as PAL, GAL, CPLD.He occurs as a kind of semi-custom circuit in special IC (ASIC) field, has both solved the deficiency of custom circuit, overcomes again the shortcoming that original programming device gate circuit number is limited.
With the circuit design that hardware description language (Verilog or VHDL) completes, can through simple comprehensive and layout, being burned onto fast on FPGA and testing, is the technology main flow of modern IC designs checking.These can be edited element and can be used to realize some basic logic gates (such as AND, OR, XOR, NOT) or more more complex combination function such as demoder or mathematical equation.Inside most FPGA, in these editable elements, also comprise memory cell such as trigger (Flip-flop) or other more complete block of memory.System designer can be coupled together the logical block of FPGA inside by editable connection as required, just looks like that a breadboard has been placed in a chip.One dispatch from the factory after the logical block of finished product FPGA can change according to deviser with being connected, so FPGA can complete required logic function.
FPGA is in general slow than the speed of ASIC (special IC), realizes same function ratio ASIC circuit area and wants large.But they also have a lot of advantages such as can finished product fast, can be modified the mistake in correction program and more cheap cost.Manufacturer also may provide the FPGA of cheap still edit capability difference.Because these chips have poor can edit capability, so exploitations of these designs complete on common FPGA, then design is transferred to one and is similar on the chip of ASIC.Another method is with CPLD (ComplexProgrammableLogicDevice, CPLD).The exploitation of FPGA has a great difference relative to the exploitation of conventional P C, single-chip microcomputer.FPGA, based on concurrent operation, realizes with hardware description language; Very large difference is had compared to the sequential operation of PC or single-chip microcomputer (no matter being von Neumann structure or Harvard structure).
As far back as 1980 mid-nineties 90s, FPGA takes root in PLD equipment.CPLD and FPGA includes the Programmadle logic unit of some relatively large amount.The density of CPLD logic gate is between several thousand to several ten thousand logical blocks, and FPGA normally arrives millions of several ten thousand.The key distinction of CPLD and FPGA is their system architecture.CPLD is a somewhat restrictive structure.This structure is arranged by the logical groups of one or more editable result sum and forms with the register of the locking of some relatively small amounts.Such result lacks editor's dirigibility, but but have the time delay and logical block that can estimate to the advantage of linkage unit height ratio.And FPGA has a lot of linkage units, although allow him edit more flexibly like this, structure is complicated many.
Adopt the glass flaws sorter analyzed based on gray average of the present invention, for being difficult to the technical matters of carrying out glass flaws classification in prior art, according to the picture characteristics of glass and glass flaws, EPLD control circuit, high-speed cache dual port RAM, fpga chip and described dsp chip is adopted to build the primary structure of glass flaws sorter, with the gray-scale value of the flaw image detected for reference, effectively distinguish several major flaws of glass product, thus provide improved route for the subsequent production of glass manufacturer.
Be understandable that, although the present invention with preferred embodiment disclose as above, but above-described embodiment and be not used to limit the present invention.For any those of ordinary skill in the art, do not departing under technical solution of the present invention ambit, the technology contents of above-mentioned announcement all can be utilized to make many possible variations and modification to technical solution of the present invention, or be revised as the Equivalent embodiments of equivalent variations.Therefore, every content not departing from technical solution of the present invention, according to technical spirit of the present invention to any simple modification made for any of the above embodiments, equivalent variations and modification, all still belongs in the scope of technical solution of the present invention protection.

Claims (6)

1. the glass flaws sorter analyzed based on gray average, described sorter comprises glass transfer structure, image detection mechanism, fpga chip and dsp chip, described glass transfer structure is used for block-by-block and rolls each block of glass to be detected under image detection mechanism, described image detection mechanism is used for carrying out data acquisition to glass blocks to be detected and gathers image to obtain glass, described fpga chip is connected with described image detection mechanism, image pretreatment operation is carried out for gathering image to described glass, to obtain pretreated glass image, described dsp chip is connected with described fpga chip, for performing gray average analysis to determine the flaw classification in glass blocks to be detected to described pretreated glass image.
2., as claimed in claim 1 based on the glass flaws sorter that gray average is analyzed, it is characterized in that, described sorter also comprises:
High-speed cache dual port RAM, for connecting described fpga chip and described dsp chip;
Glass transmits entrance, above the front end being arranged on glass travelling belt, for one by one glass blocks to be detected being placed into glass travelling belt;
SDRAM memory device, for prestoring flaw tonal range, described flaw tonal range is made up of flaw gray scale upper limit threshold and flaw gray scale lower threshold, the value of flaw gray scale upper limit threshold and flaw gray scale lower threshold all between 0-255, also for storing flaw gray threshold;
Described glass transfer structure, comprises servomotor, glass travelling belt and multiple rotation roller bearing, and multiple rotation roller bearing drives the glass blocks of glass travelling belt horizontal transmission above it, and servomotor is for driving multiple rotation roller bearing;
Described image detection mechanism, be arranged on the top of glass travelling belt medium position, comprise cmos image sensor, red green optical filter and camera lens, red green optical filter is arranged between cmos image sensor and camera lens, and cmos image sensor is used for taking to obtain glass to glass blocks to be detected and gathers image;
Described fpga chip is integrated with self-adaptation recursive filtering subset, medium filtering subset, change of scale enhancer equipment, gray processing process subset and flaw Target Segmentation subset, described self-adaptation recursive filtering subset is connected with described cmos image sensor, the process of self-adaptation recursive filtering is performed for gathering image to described glass, gather the Gaussian noise in image with glass described in filtering, obtain self-adaptation recursive filtering image; Described medium filtering subset is connected with described self-adaptation recursive filtering subset, for performing medium filtering process to described self-adaptation recursive filtering image, with the scattering composition in self-adaptation recursive filtering image described in filtering, obtains medium filtering image; Described change of scale enhancer equipment is connected with described medium filtering subset, strengthening process, to strengthen the contrast of object and background in image, obtaining and strengthening image for performing change of scale to described medium filtering image; The all pixels of grey scale pixel value in described enhancing image in described flaw tonal range are formed flaw subimage and export by described flaw Target Segmentation subset and described change of scale enhancer equipment connection;
EPLD control circuit, connects described high-speed cache dual port RAM, described fpga chip and described dsp chip, for controlling described high-speed cache dual port RAM, data interaction between described fpga chip and described dsp chip and sequential;
Power-supply unit, for other consumers of described sorter provide electric power supply, and is connected with described EPLD control circuit, with under the control of described EPLD control circuit, for described sorter provides battery saving mode and normal electricity consumption pattern two kinds of power modes;
Described dsp chip and described SDRAM memory device, described high-speed cache dual port RAM is connected respectively with described EPLD control circuit, receive described flaw subimage and described flaw gray threshold, calculate the average gray of described flaw subimage, when described average gray is less than or equal to described flaw gray threshold, judge that flaw classification is as pasting tin or snotter, when described average gray is greater than described flaw gray threshold and in described flaw subimage, intermediate pixel gray-scale value is higher than edge gray-scale pixel values, judge that flaw classification is bubble, when described average gray is greater than described flaw gray threshold and in described flaw subimage, intermediate pixel gray-scale value is lower than edge gray-scale pixel values, judge that flaw classification is surface irregularity or cut,
Wireless Telecom Equipment, is connected with described dsp chip, for receiving the steering order that far-end server sends, also for being sent in far-end server by glass batch defective signal and flaw classification by wireless communication link;
Liquid crystal display, is connected with described dsp chip, for showing glass batch defective signal and flaw classification in real time;
Wherein, described dsp chip also comprises counting unit, the flaw subimage of described dsp chip to every block glass to be detected carries out sum of all pixels statistics, for every block glass to be detected, when the sum of all pixels of its flaw subimage is greater than presetted pixel threshold value, the count value of described counting unit adds 1 automatically, and when the sum of all pixels of its flaw subimage is less than or equal to presetted pixel threshold value, the count value of described counting unit remains unchanged; Described dsp chip, when the count value of described counting unit is more than or equal to default count threshold, sends glass batch defective signal;
Wherein, described presetted pixel threshold value and described default count threshold are pre-stored in the internal memory of described dsp chip.
3., as claimed in claim 2 based on the glass flaws sorter that gray average is analyzed, it is characterized in that, described sorter also comprises:
Input keyboard, is connected with described dsp chip and described SDRAM memory device, under the operation of user, inputs described flaw gray threshold, described presetted pixel threshold value and described default count threshold.
4., as claimed in claim 2 based on the glass flaws sorter that gray average is analyzed, it is characterized in that:
Described power-supply unit comprises solar powered device, commercial power interface, change-over switch and electric pressure converter, described change-over switch is connected respectively with described solar powered device and described commercial power interface, line voltage size according to commercial power interface place determines whether be switched to described solar powered device to be powered by described solar powered device, described electric pressure converter is connected with described change-over switch, with the 5V voltage transitions will inputted by change-over switch for 3.3V voltage.
5., as claimed in claim 2 based on the glass flaws sorter that gray average is analyzed, it is characterized in that:
By integrated for described SDRAM memory device in described dsp chip.
6., as claimed in claim 2 based on the glass flaws sorter that gray average is analyzed, it is characterized in that:
Alternatively, described SDRAM memory device is adopted to prestore described presetted pixel threshold value and described default count threshold.
CN201510536657.4A 2015-08-27 2015-08-27 Glass flaw classification device based on gray mean value analysis Pending CN105044124A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201510536657.4A CN105044124A (en) 2015-08-27 2015-08-27 Glass flaw classification device based on gray mean value analysis

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201510536657.4A CN105044124A (en) 2015-08-27 2015-08-27 Glass flaw classification device based on gray mean value analysis

Publications (1)

Publication Number Publication Date
CN105044124A true CN105044124A (en) 2015-11-11

Family

ID=54450837

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201510536657.4A Pending CN105044124A (en) 2015-08-27 2015-08-27 Glass flaw classification device based on gray mean value analysis

Country Status (1)

Country Link
CN (1) CN105044124A (en)

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN106353051A (en) * 2016-08-12 2017-01-25 湖北周黑鸭食品工业园有限公司 Sealing detecting equipment and method
TWI606422B (en) * 2016-10-20 2017-11-21 Kinko Optical Co Limited Miniature camera lens image detection method
CN109387527A (en) * 2017-08-09 2019-02-26 苏州精濑光电有限公司 On a kind of film in film defect detection method
CN109900707A (en) * 2019-03-20 2019-06-18 湖南华曙高科技有限责任公司 A kind of powdering quality detection method, equipment and readable storage medium storing program for executing
CN110020992A (en) * 2018-09-18 2019-07-16 永康市巴九灵科技有限公司 Edge quality Identification Platform
CN110596131A (en) * 2018-05-25 2019-12-20 上海翌视信息技术有限公司 Sheet glass edge flaw detection method based on image acquisition

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2013257208A (en) * 2012-06-12 2013-12-26 Sharp Corp Defect causing stage analyzing device and defect causing stage analyzing method
CN203534983U (en) * 2013-09-05 2014-04-09 深圳市维图视技术有限公司 Glass tube defect visual inspection device
CN203929669U (en) * 2014-04-14 2014-11-05 唐汉章 Rapid glass Defect Detection equipment
CN204101478U (en) * 2014-09-15 2015-01-14 河北省激光研究所 A kind of pick-up unit of online glass tube defect

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2013257208A (en) * 2012-06-12 2013-12-26 Sharp Corp Defect causing stage analyzing device and defect causing stage analyzing method
CN203534983U (en) * 2013-09-05 2014-04-09 深圳市维图视技术有限公司 Glass tube defect visual inspection device
CN203929669U (en) * 2014-04-14 2014-11-05 唐汉章 Rapid glass Defect Detection equipment
CN204101478U (en) * 2014-09-15 2015-01-14 河北省激光研究所 A kind of pick-up unit of online glass tube defect

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
严华宇: "基于FPGA的玻璃缺陷图像采集预处理系统设计", 《中国优秀硕士学位论文全文数据库 信息科技辑》 *
周欣 等: "玻璃缺陷快速检测分类研究", 《微计算机信息》 *

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN106353051A (en) * 2016-08-12 2017-01-25 湖北周黑鸭食品工业园有限公司 Sealing detecting equipment and method
TWI606422B (en) * 2016-10-20 2017-11-21 Kinko Optical Co Limited Miniature camera lens image detection method
CN109387527A (en) * 2017-08-09 2019-02-26 苏州精濑光电有限公司 On a kind of film in film defect detection method
CN110596131A (en) * 2018-05-25 2019-12-20 上海翌视信息技术有限公司 Sheet glass edge flaw detection method based on image acquisition
CN110020992A (en) * 2018-09-18 2019-07-16 永康市巴九灵科技有限公司 Edge quality Identification Platform
CN109900707A (en) * 2019-03-20 2019-06-18 湖南华曙高科技有限责任公司 A kind of powdering quality detection method, equipment and readable storage medium storing program for executing
CN109900707B (en) * 2019-03-20 2021-07-02 湖南华曙高科技有限责任公司 Powder paving quality detection method and device and readable storage medium

Similar Documents

Publication Publication Date Title
CN105044119A (en) Glass flaw classification method based on gray mean value analysis
CN105044124A (en) Glass flaw classification device based on gray mean value analysis
CN105092593A (en) Steel plate defect detection method based on high-intensity illumination
CN109544527B (en) Method and device for detecting glass surface defects based on hard card programming
CN105184783A (en) Glass defect type identification system
CN105181708A (en) Qualification detection platform of sewing needles in batches
Jadhav et al. A fruit quality management system based on image processing
CN110163852B (en) Conveying belt real-time deviation detection method based on lightweight convolutional neural network
CN102721702A (en) Distributed paper defect detection system and method based on embedded processor
CN103406286A (en) Online grading method for external quality of fruit based on LabVIEW
CN110142228B (en) Saw blade crack detection, identification and sorting system and sorting method
CN109738448A (en) A kind of industrial products intelligent detection device and method
CN105139400A (en) Workpiece defect positioning system based on image processing
CN105291105A (en) Mechanical arm remote control method based on mobile terminals
CN105241891A (en) Glass defect detection method based on WIFI network
CN105678224A (en) Image identification system for intelligent selection of ore, and selection method using the same
CN102397843A (en) Electrically controlled screening system of color CCD color sorter for coarse cereals
CN104883589B (en) Video file playing platform based on detection of electrons
CN101221135B (en) Printed circuit board image skeletonization method based on FPGA
CN102313740A (en) Solar panel crack detection method
CN105136813A (en) Method for detecting whether weaving needles are qualified or not in batches
CN202676617U (en) Embedded processor-based distributed paper defect detection system
CN105160671A (en) Capsule visible light defect identification apparatus based on wireless network
CN105136817A (en) Capsule visible light defect recognition method based on wireless network
CN105069958B (en) Based on the colliery condition of a fire detection system of power line network

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
WD01 Invention patent application deemed withdrawn after publication

Application publication date: 20151111

WD01 Invention patent application deemed withdrawn after publication