CN104916655A - Image sensor and manufacturing method thereof, and method for reducing electrical mutual interference - Google Patents

Image sensor and manufacturing method thereof, and method for reducing electrical mutual interference Download PDF

Info

Publication number
CN104916655A
CN104916655A CN201510367294.6A CN201510367294A CN104916655A CN 104916655 A CN104916655 A CN 104916655A CN 201510367294 A CN201510367294 A CN 201510367294A CN 104916655 A CN104916655 A CN 104916655A
Authority
CN
China
Prior art keywords
region
semiconductor substrate
isolation structure
groove isolation
plough groove
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN201510367294.6A
Other languages
Chinese (zh)
Other versions
CN104916655B (en
Inventor
田志
陈昊瑜
顾珍
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shanghai Huali Microelectronics Corp
Original Assignee
Shanghai Huali Microelectronics Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shanghai Huali Microelectronics Corp filed Critical Shanghai Huali Microelectronics Corp
Priority to CN201510367294.6A priority Critical patent/CN104916655B/en
Publication of CN104916655A publication Critical patent/CN104916655A/en
Application granted granted Critical
Publication of CN104916655B publication Critical patent/CN104916655B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/14Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
    • H01L27/144Devices controlled by radiation
    • H01L27/146Imager structures
    • H01L27/14643Photodiode arrays; MOS imagers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/26Bombardment with radiation
    • H01L21/263Bombardment with radiation with high-energy radiation
    • H01L21/265Bombardment with radiation with high-energy radiation producing ion implantation
    • H01L21/26506Bombardment with radiation with high-energy radiation producing ion implantation in group IV semiconductors

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • High Energy & Nuclear Physics (AREA)
  • Toxicology (AREA)
  • Manufacturing & Machinery (AREA)
  • Health & Medical Sciences (AREA)
  • Electromagnetism (AREA)
  • Solid State Image Pick-Up Elements (AREA)

Abstract

The present invention provides an image sensor and a manufacturing method thereof, and a method for reducing electrical mutual interference. In a structure of a pixel unit having a light-emitting diode and a pixel unit circuit, ions are injected into a region in a semiconductor substrate and corresponding to the lower part of a shallow trench isolation structure, to form an ion injection region. These injected ions form a plurality of gaps upon annealing. The gaps are potential barriers of electron migration. Since the region below the light-emitting diode and the pixel unit circuit is a non-exhaustion region, the electrons in the non-exhaustion region are prevented from the adjacent pixel units, and thus the electrical mutual interference caused to the adjacent pixels is reduced.

Description

The method of imageing sensor and preparation method, minimizing electrical mutual disturbance
Technical field
The present invention relates to technical field of semiconductors, be specifically related to a kind of method and a kind of cmos image sensor and preparation method thereof that reduce cmos image sensor electrical mutual disturbance.
Background technology
Cmos image sensor (CIS), due to its manufacturing process and existing integrated circuit fabrication process compatibility, its performance is compared than original charge coupled device ccd simultaneously and is had many good qualities.Drive circuit and pixel can integrate by cmos image sensor, simplify hardware designs, also reduce the power consumption of system simultaneously.CIS, can also real time processed images information owing to just can take out the signal of telecommunication while collection light signal, and speed is faster than ccd image sensor.Cmos image sensor also has low price, and bandwidth is comparatively large, blur prevention, the flexibility of access and the advantage of larger activity coefficient.
Traditional active pixel uses photodiode as image sensing device.Common active pixel cell is made up of three transistors and a N+/P-photodiode, and this structure is applicable to the CMOS manufacturing process of standard.For in the spatial distribution of the mixing up design of photodiode, space charge region also must be made to avoid concentrated area, the complex centres such as crystal defect, to reduce the dark current of pixel.And now the size of pixel reduces gradually, the trap capacity that photodiode holds electronics also diminishes thereupon, so to light catch and photosignal has a certain impact.Have two kinds of selections for cmos image sensor now, a kind of is combine with the photodiode of standard CMOS process compatibility and 3 transistors, ensures the area of photodiode with this.Another kind is the dot structure had compared with low-dark current be not combined with 4 transistors with the so-called pinned photodiode (comprising N-layer, the P+ articulamentum formed thereon) with high trap capacity of standard CMOS process compatibility.When illumination, photodiode produces electric charge at N-place, and at this moment transfer pipeline is closed condition.Then transfer pipeline is opened, and will store transferring charge in the photodiode to floating node, after transmission, and transfer pipeline closedown, and wait for entering of illumination next time.Charge signal on floating node is subsequently for adjusting amplifier transistor.After reading, floating point is reset to a reference voltage by the reset transistor with reset gate.
Substrate region beyond the space charge region that incident light arrives at photodiode, the and during electron hole pair produced by photoelectric effect, its electronics also in substrate, edge, space charge region can be arrived by diffusion and absorb by space charge region.But due to the no regularity of electrons spread, it in substrate and hole-recombination, also may may be swept the space charge region of other pixels after substrate migration one segment distance, thus cause a kind of disturbing mutually newly between pixel, be referred to as electrical mutual disturbance.Electrical mutual disturbance can introduce some false signals to pixel equally, imageing sensor signal to noise ratio is reduced, poor quality images.Under the irradiation of high light, this electrical mutual disturbance can be very serious, the light induced electron now not only produced outside light sensitive diode space charge region can spread at substrate, and also may be again diffused in substrate by the electronics that diode space charged region has been collected, and in final image, introduce some defects, as halation.Reason is pixel, its electronics number that can hold is limited, once P-N junction departs from reverse-biased state after collecting enough electronics and enters equilibrium state, spilling is diffused in substrate by its unnecessary electronics, and have very most of by absorb by the pixel of being close to, neighboring pixel brightness is increased, forms halation.
The photodiode area of existing back-illuminated cmos image sensors and the circuit region of pixel cell are in same layer, ensure that large fill factor just needs to reduce the circuit region area of pixel cell.Someone proposes a kind of pixel circuit region and the overlapped distribution mode of photodiode area for this reason, under photodiode being placed in pixel unit circuit district, and in conjunction with diffusion region photodiode being connected with pinning layer by one and realizing electronics to be passed to by transfer pipeline the function of floating point.This structure, the area of photodiode is expanded, improves the fill factor of pixel cell, and large photodiode can accept more light, improve the absorption to oblique light, add the efficiency of opto-electronic conversion.
BSI structure is soi device substantially, and wherein substrate isolation is disposed by BEOL dielectric layer and relatively large body silicon in silicon effective coverage.If when the thickness of silicon effective coverage is thicker, the distance between back surface and front surface is enough large to make front surface temperature significantly lower than rear surface temperature.Although this thicker back surface effectively can isolate the impact of rear surface annealing on the BEOL of front surface, thicker back surface can make the electronics being diffused into rear surface have an opportunity by being diffused into the pixel cell closed on, thus causes large electrical mutual disturbance.Therefore in order to reduce electrical mutual disturbance, back surface in usual BSI technology, all can be made to be thinned to certain thickness (being less than 4um).For the structure having large fill factor, the region residing for photodiode, below image element circuit district, makes the thickness of back surface increase, and makes the photodiode area of adjacent pixel unit distance more close simultaneously.Because the absorbability of silicon is very weak, many light induced electrons are created on outside depletion region, and these electronics can move towards all directions, and electronics may move with the concentration gradient of electronics, can enter the pixel cell closed on and cause large electrical mutual disturbance.
Summary of the invention
In order to overcome above problem, the present invention aims to provide a kind of method and cmos image sensor and preparation method thereof that reduce cmos image sensor electrical mutual disturbance, by by ion implantation to the corresponding position of the fleet plough groove isolation structure of pixel cell, stop the diffusion of electronics.
In order to achieve the above object, the invention provides a kind of method reducing cmos image sensor electrical mutual disturbance, it comprises:
Step 01: semi-conductive substrate is provided, and multiple fleet plough groove isolation structure is formed in described Semiconductor substrate, and the photodiode area formed between adjacent fleet plough groove isolation structure and pixel unit circuit region; Fleet plough groove isolation structure is for isolating adjacent pixel unit circuit region;
Step 02: in described Semiconductor substrate and ion implantation is carried out, to form ion implanted region in the region corresponded to below described fleet plough groove isolation structure;
Step 03: through annealing process, forms multiple space in described ion implanted region.
Preferably, described pixel unit circuit region is positioned at the top of described photodiode area.
Preferably, the top of described ion implanted region is equal to or higher than the bottom of described photodiode area, and does not contact with described fleet plough groove isolation structure.
Preferably, in described step 02, described ion implantation is injected into described Semiconductor substrate from the described Semiconductor substrate back side.
Preferably, in described step 02, described ion implantation adopts hydrogen ion or helium ion.
Preferably, described cmos image sensor is the cmos image sensor that two, four of front illuminated or eight photodiodes share the diffusion point that floats, or shares the cmos image sensor of the diffusion point that floats for two, four of back-illuminated type or eight photodiodes.
To achieve these goals, present invention also offers a kind of cmos image sensor, comprise: Semiconductor substrate, be arranged in the pixel cell of Semiconductor substrate, each pixel cell comprises pixel unit circuit region and photodiode area, be positioned at the fleet plough groove isolation structure of the both sides of each described pixel cell, be positioned at the non-depleted region below described pixel cell, and close to the colored filter of the described semiconductor substrate surface of described photodiode area and dimpling lens; It is characterized in that, also comprise: in the semiconductor substrate and to correspond to the lower zone of described fleet plough groove isolation structure be the ion implanted region with multiple space; The top of described ion implanted region is higher than described non-depleted region and with bottom described fleet plough groove isolation structure do not contact, and the bottom of described ion implanted region penetrates the described Semiconductor substrate back side.
Preferably, comprise: be described photodiode area below described pixel unit circuit region, described photodiode area is connected in conjunction with diffusion region by one with described pixel unit circuit region, is positioned at the fleet plough groove isolation structure of each described pixel unit circuit both sides; And be positioned at colored filter and the dimpling lens at the described Semiconductor substrate back side; The top of described ion implanted region is equal to or higher than the bottom of described photodiode area; The bottom of described ion implanted region contacts with described colored filter.
To achieve these goals, present invention also offers a kind of preparation method of cmos image sensor, it comprises:
Step 11: semi-conductive substrate is provided, and multiple fleet plough groove isolation structure is formed in described Semiconductor substrate, and the photodiode area formed between adjacent fleet plough groove isolation structure and pixel unit circuit region; Fleet plough groove isolation structure is for isolating adjacent pixel unit circuit region;
Step 12: in described Semiconductor substrate and ion implantation is carried out, to form ion implanted region in the region corresponded to below described fleet plough groove isolation structure;
Step 13: through annealing process, forms multiple space in described ion implanted region;
Step 14: form filter and dimpling lens successively at the described semiconductor substrate surface close to described photodiode area.
Preferably, in described step 12, described ion implantation is injected into described Semiconductor substrate from the described Semiconductor substrate back side.
Preferably, in described step 12, described ion implantation adopts hydrogen ion or helium ion.
The method of minimizing cmos image sensor electrical mutual disturbance of the present invention, and cmos image sensor and preparation method thereof, in the pixel cell structure with photodiode and pixel unit circuit, ion implantation is carried out at the lower zone corresponding to fleet plough groove isolation structure region, these ions injected form multiple space after annealing, these spaces become the potential barrier of electron transfer, because the region below photodiode and pixel unit circuit is non-depleted region, thus stop that the electrons spread of non-depleted region is to contiguous pixel cell, to reduce the electrical mutual disturbance between neighborhood pixels.
Accompanying drawing explanation
Fig. 1 is the schematic flow sheet of the method for the minimizing cmos image sensor electrical mutual disturbance of a preferred embodiment of the present invention
Fig. 2 is the structural representation of the cmos image sensor of a preferred embodiment of the present invention
Fig. 3 is the schematic flow sheet of the preparation method of the cmos image sensor of a preferred embodiment of the present invention
Embodiment
For making content of the present invention clearly understandable, below in conjunction with Figure of description, content of the present invention is described further.Certain the present invention is not limited to this specific embodiment, and the general replacement known by those skilled in the art is also encompassed in protection scope of the present invention.
Below in conjunction with accompanying drawing 1-3 and specific embodiment, method and cmos image sensor and preparation method thereof to minimizing cmos image sensor electrical mutual disturbance of the present invention are described in further detail.It should be noted that, accompanying drawing all adopt simplify very much form, use non-ratio accurately, and only in order to object that is convenient, that clearly reach aid illustration the present embodiment.
The method of minimizing cmos image sensor electrical mutual disturbance of the present invention goes for the cmos image sensor that two, four of front illuminated or eight photodiodes share the diffusion point that floats, or two of back-illuminated type, four or eight photodiodes share the cmos image sensor of the diffusion point that floats.
Referring to Fig. 1, is the schematic flow sheet of the method for the minimizing cmos image sensor electrical mutual disturbance of a preferred embodiment of the present invention.In the present embodiment, for back-illuminated cmos image sensors, reduce the method for back-illuminated cmos image sensors electrical mutual disturbance, comprising:
Step 01: semi-conductive substrate is provided, and form multiple fleet plough groove isolation structure in the semiconductor substrate, and the photodiode area formed between adjacent fleet plough groove isolation structure and pixel unit circuit region;
Concrete, Semiconductor substrate can be, but not limited to as silicon substrate; Fleet plough groove isolation structure is for isolating adjacent pixel cell; Pixel unit circuit region is positioned at the top of photodiode area, and pixel unit circuit comprises transfer pipeline, reset transistor, amplifier tube and selection pipe, has pinning layer in the side of transfer pipeline, and pinning layer connects in conjunction with diffusion region by one with photodiode area; Pixel unit circuit region comprises grid, is positioned at the pinning layer of grid one deck; Below pinning layer and the region of close grid is positioned in conjunction with diffusion region.
Step 02: in Semiconductor substrate and ion implantation is carried out, to form ion implanted region in the region corresponded to below fleet plough groove isolation structure;
Concrete, ion implantation is injected into Semiconductor substrate from the Semiconductor substrate back side, can adopt hydrogen ion or helium ion during ion implantation, the top of the ion implanted region obtained is equal to or higher than the bottom in pixel diode region, and does not contact with fleet plough groove isolation structure; By this step 02, ion implanted region can be formed in the Semiconductor substrate below fleet plough groove isolation structure, and avoid the contact of fleet plough groove isolation structure and ion implanted region.Why the top of ion implanted region will be equal to or higher than the bottom of photodiode area, is that the ion in the Semiconductor substrate in order to stop below photodiode enters into contiguous pixel cell,
Step 03: through annealing process, forms multiple space in ion implanted region.
Concrete, through annealing, the space formed in ion implanted region is a potential barrier for electronics, and these potential barriers block the electrons spread of non-depleted region in neighborhood pixels unit.Such as, ion implanted region forms micropore district.
Two, four, eight photodiodes that the method for above-mentioned minimizing back-illuminated cmos image sensors electrical mutual disturbance is applicable to existing back-illuminated type share the CMOS image sensor structure of the diffusion point that floats.
In one embodiment of the invention, additionally provide a kind of cmos image sensor, for back-illuminated cmos image sensors, refer to Fig. 2, a pixel cell in back-illuminated cmos image sensors in this embodiment comprises: P type semiconductor substrate 1, be arranged in the N-type photodiode area 2 of P type semiconductor substrate 1, be positioned at the pixel unit circuit region XS above N-type photodiode area 2, pixel unit circuit region XS is positioned at P type semiconductor substrate 1 surface, pixel unit circuit region XS comprises transfer pipeline ZY, reset transistor FW, amplifier tube FD and selection pipe XZ, a side bottom of transfer pipeline ZY there is pinning layer 3 and be positioned at be connected with pinning layer 3 below pinning layer 3 in conjunction with diffusion region KS, this bottom in conjunction with diffusion region KS connects N-type photodiode area 2, fleet plough groove isolation structure STI is positioned at the both sides of this pixel unit circuit region XS, for isolating adjacent pixel cell.In semiconductor substrate 1 and correspond to the lower zone of fleet plough groove isolation structure STI and have ion implanted region 4, this ion implanted region 4 has multiple space; The cross section of this ion implanted region 4 is strip, and the top of this ion implanted region 4 does not contact with fleet plough groove isolation structure STI, preferably, lower than the top of N-type photodiode area 2; The bottom of this ion implanted region 4 is equal to or higher than the bottom of photodiode area 2; The bottom of this ion implanted regions 4 is penetrated into the back side of P type semiconductor substrate 1, and contacts with colored filter 5; And at the back side of P type semiconductor substrate 1, there are colored filter 5 and dimpling lens 6 successively downwards.
Additionally provide a kind of preparation method of cmos image sensor in one embodiment of the invention, refer to Fig. 3, for back-illuminated cmos image sensors, the preparation method of back-illuminated cmos image sensors comprises in this embodiment:
Step 11: semi-conductive substrate is provided, and form multiple fleet plough groove isolation structure in the semiconductor substrate, and the pixel diode region formed between adjacent fleet plough groove isolation structure and pixel unit circuit region; Fleet plough groove isolation structure is for isolating adjacent pixel unit circuit region;
Concrete, please refer to the step 01 in above-described embodiment, repeat no more here.
Step 12: in Semiconductor substrate and ion implantation is carried out, to form ion implanted region in the region corresponded to below fleet plough groove isolation structure;
Concrete, please refer to the step 02 in above-described embodiment, repeat no more here.
Step 13: through annealing process, forms multiple space in ion implanted region;
Please refer to the step 03 in above-described embodiment, repeat no more here.
Step 14: form filter and dimpling lens successively at the semiconductor substrate surface close to photodiode area.
Here, filter and dimpling lens are formed successively at the Semiconductor substrate back side.The formation of filter and dimpling lens can adopt common process.
In sum, the method of minimizing cmos image sensor electrical mutual disturbance of the present invention, and cmos image sensor and preparation method thereof, in the pixel cell structure with photodiode and pixel unit circuit, ion implantation is carried out at the lower zone corresponding to fleet plough groove isolation structure region, these ions injected form multiple space after annealing, these spaces become the potential barrier of electron transfer, because the region below photodiode and pixel unit circuit is non-depleted region, thus stop that the electrons spread of non-depleted region is to contiguous pixel cell, to reduce the electrical mutual disturbance between neighborhood pixels.
Although the present invention discloses as above with preferred embodiment; right described embodiment is citing for convenience of explanation only; and be not used to limit the present invention; those skilled in the art can do some changes and retouching without departing from the spirit and scope of the present invention, and the protection range that the present invention advocates should be as the criterion with described in claims.

Claims (11)

1. reduce a method for cmos image sensor electrical mutual disturbance, it is characterized in that, comprising:
Step 01: semi-conductive substrate is provided, and multiple fleet plough groove isolation structure is formed in described Semiconductor substrate, and the photodiode area formed between adjacent fleet plough groove isolation structure and pixel unit circuit region; Fleet plough groove isolation structure is for isolating adjacent pixel unit circuit region;
Step 02: in described Semiconductor substrate and ion implantation is carried out, to form ion implanted region in the region corresponded to below described fleet plough groove isolation structure;
Step 03: through annealing process, forms multiple space in described ion implanted region.
2. method according to claim 1, is characterized in that, described pixel unit circuit region is positioned at the top of described photodiode area.
3. method according to claim 2, is characterized in that, the top of described ion implanted region is equal to or higher than the bottom of described photodiode area, and does not contact with described fleet plough groove isolation structure.
4. method according to claim 1, is characterized in that, in described step 02, described ion implantation is injected into described Semiconductor substrate from the described Semiconductor substrate back side.
5. method according to claim 1, is characterized in that, in described step 02, described ion implantation adopts hydrogen ion or helium ion.
6. method according to claim 1, it is characterized in that, described cmos image sensor is the cmos image sensor that two, four of front illuminated or eight photodiodes share the diffusion point that floats, or shares the cmos image sensor of the diffusion point that floats for two, four of back-illuminated type or eight photodiodes.
7. a cmos image sensor, comprise: Semiconductor substrate, be arranged in the pixel cell of Semiconductor substrate, each pixel cell comprises pixel unit circuit region and photodiode area, be positioned at the fleet plough groove isolation structure of the both sides of each described pixel cell, be positioned at the non-depleted region below described pixel cell, and close to the colored filter of the described semiconductor substrate surface of described photodiode area and dimpling lens; It is characterized in that, also comprise: in the semiconductor substrate and to correspond to the lower zone of described fleet plough groove isolation structure be the ion implanted region with multiple space; The top of described ion implanted region is higher than described non-depleted region and with bottom described fleet plough groove isolation structure do not contact, and the bottom of described ion implanted region penetrates the described Semiconductor substrate back side.
8. cmos image sensor according to claim 7, it is characterized in that, comprise: be described photodiode area below described pixel unit circuit region, described photodiode area is connected in conjunction with diffusion region by one with described pixel unit circuit region, is positioned at the fleet plough groove isolation structure of each described pixel unit circuit both sides; And be positioned at colored filter and the dimpling lens at the described Semiconductor substrate back side; The top of described ion implanted region is equal to or higher than the bottom of described photodiode area; The bottom of described ion implanted region contacts with described colored filter.
9. a preparation method for cmos image sensor, is characterized in that, comprising:
Step 11: semi-conductive substrate is provided, and multiple fleet plough groove isolation structure is formed in described Semiconductor substrate, and the photodiode area formed between adjacent fleet plough groove isolation structure and pixel unit circuit region; Fleet plough groove isolation structure is for isolating adjacent pixel unit circuit region;
Step 12: in described Semiconductor substrate and ion implantation is carried out, to form ion implanted region in the region corresponded to below described fleet plough groove isolation structure;
Step 13: through annealing process, forms multiple space in described ion implanted region;
Step 14: form filter and dimpling lens successively at the described semiconductor substrate surface close to described photodiode area.
10. preparation method according to claim 7, is characterized in that, in described step 12, described ion implantation is injected into described Semiconductor substrate from the described Semiconductor substrate back side.
11. methods according to claim 7, is characterized in that, in described step 12, described ion implantation adopts hydrogen ion or helium ion.
CN201510367294.6A 2015-06-29 2015-06-29 The method of imaging sensor and preparation method, reduction electrical mutual disturbance Active CN104916655B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201510367294.6A CN104916655B (en) 2015-06-29 2015-06-29 The method of imaging sensor and preparation method, reduction electrical mutual disturbance

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201510367294.6A CN104916655B (en) 2015-06-29 2015-06-29 The method of imaging sensor and preparation method, reduction electrical mutual disturbance

Publications (2)

Publication Number Publication Date
CN104916655A true CN104916655A (en) 2015-09-16
CN104916655B CN104916655B (en) 2018-10-16

Family

ID=54085583

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201510367294.6A Active CN104916655B (en) 2015-06-29 2015-06-29 The method of imaging sensor and preparation method, reduction electrical mutual disturbance

Country Status (1)

Country Link
CN (1) CN104916655B (en)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN105428379A (en) * 2015-12-09 2016-03-23 格科微电子(上海)有限公司 Method for improving performance of backside illuminated infrared image sensor
CN107742629A (en) * 2017-10-16 2018-02-27 德淮半导体有限公司 A kind of semiconductor devices and forming method thereof
CN109564277A (en) * 2016-08-12 2019-04-02 索尼深度传感解决方案股份有限公司 Demodulator and its operating method with the pinned photodiode that carrier generates
CN109804267A (en) * 2016-08-12 2019-05-24 索尼深度传感解决方案股份有限公司 A kind of demodulator with the carrier wave for generating pinned photodiode
CN110993710A (en) * 2019-12-30 2020-04-10 上海集成电路研发中心有限公司 Single-photon avalanche diode and preparation method thereof

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102005414A (en) * 2009-08-28 2011-04-06 中芯国际集成电路制造(上海)有限公司 Complementary metal oxide semiconductor (CMOS) image sensor pixel, manufacturing method and image capture equipment
CN103280451A (en) * 2013-06-04 2013-09-04 上海华力微电子有限公司 Method for improving performance of CMOS image sensor
CN103378114A (en) * 2012-04-27 2013-10-30 台湾积体电路制造股份有限公司 Apparatus and method for reducing cross talk in image sensors
US20140073080A1 (en) * 2010-04-23 2014-03-13 Taiwan Semiconductor Manufacturing Company, Ltd. Back Side Defect Reduction for Back Side Illuminated Image Sensor
US20140160335A1 (en) * 2012-12-10 2014-06-12 Canon Kabushiki Kaisha Solid-state image sensor and method of manufacturing the same

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102005414A (en) * 2009-08-28 2011-04-06 中芯国际集成电路制造(上海)有限公司 Complementary metal oxide semiconductor (CMOS) image sensor pixel, manufacturing method and image capture equipment
US20140073080A1 (en) * 2010-04-23 2014-03-13 Taiwan Semiconductor Manufacturing Company, Ltd. Back Side Defect Reduction for Back Side Illuminated Image Sensor
CN103378114A (en) * 2012-04-27 2013-10-30 台湾积体电路制造股份有限公司 Apparatus and method for reducing cross talk in image sensors
US20140160335A1 (en) * 2012-12-10 2014-06-12 Canon Kabushiki Kaisha Solid-state image sensor and method of manufacturing the same
CN103280451A (en) * 2013-06-04 2013-09-04 上海华力微电子有限公司 Method for improving performance of CMOS image sensor

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN105428379A (en) * 2015-12-09 2016-03-23 格科微电子(上海)有限公司 Method for improving performance of backside illuminated infrared image sensor
CN105428379B (en) * 2015-12-09 2019-11-05 格科微电子(上海)有限公司 The method for improving back-illuminated type infrared image sensor performance
CN109564277A (en) * 2016-08-12 2019-04-02 索尼深度传感解决方案股份有限公司 Demodulator and its operating method with the pinned photodiode that carrier generates
CN109804267A (en) * 2016-08-12 2019-05-24 索尼深度传感解决方案股份有限公司 A kind of demodulator with the carrier wave for generating pinned photodiode
US11709238B2 (en) 2016-08-12 2023-07-25 Sony Depthsensing Solutions Sa/Nv Demodulator with a carrier generating pinned photodiode and a method for operating it
CN109804267B (en) * 2016-08-12 2023-09-01 索尼深度传感解决方案股份有限公司 Demodulator with carrier wave generating pinned photodiode
CN107742629A (en) * 2017-10-16 2018-02-27 德淮半导体有限公司 A kind of semiconductor devices and forming method thereof
CN110993710A (en) * 2019-12-30 2020-04-10 上海集成电路研发中心有限公司 Single-photon avalanche diode and preparation method thereof

Also Published As

Publication number Publication date
CN104916655B (en) 2018-10-16

Similar Documents

Publication Publication Date Title
US7875918B2 (en) Multilayer image sensor pixel structure for reducing crosstalk
CN103227183B (en) A kind of method suppressing back-illuminated cmos image sensors electrical mutual disturbance
CN105409002B (en) Solid-state imaging element and electronic equipment
CN1941390B (en) Pixel with two semiconductor layers, image sensor, and image processing system
US7164182B2 (en) Pixel with strained silicon layer for improving carrier mobility and blue response in imagers
KR101721795B1 (en) System and method for fabricating a 3d image sensor structure
US7432121B2 (en) Isolation process and structure for CMOS imagers
US20060255372A1 (en) Color pixels with anti-blooming isolation and method of formation
US9923006B2 (en) Optical detection element and solid-state image pickup device
CN104916655A (en) Image sensor and manufacturing method thereof, and method for reducing electrical mutual interference
CN103346161A (en) Method for improving picture signal quality of overlapping backside illuminated CMOS imaging sensor
US9466636B2 (en) Image sensors including well regions of different concentrations and methods of fabricating the same
US7804113B2 (en) Anti-blooming structures for back-illuminated imagers
CN102332460B (en) Image sensor with insulating buried layer and manufacturing method thereof
CN109638025A (en) Cmos image sensor and preparation method thereof
CN114078889A (en) Global shutter CMOS image sensor and method of manufacturing the same
CN103280451B (en) Method for improving performance of CMOS image sensor
CN102332461B (en) Method for manufacturing imaging sensor with insulating buried layer
CN111146223B (en) Wafer stacking structure of composite dielectric gate dual-device photosensitive detector
US20160071892A1 (en) Dopant configuration in image sensor pixels
CN116095445A (en) Pixel array, control method thereof, image sensor and image acquisition device
JP2004228395A (en) Solid-state imaging element and manufacturing method thereof
JP2002289827A (en) Solid-state imaging device and manufacturing method therefor

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant