CN104820646B - More RC PCIE device dynamic scan method is supported under linux system - Google Patents
More RC PCIE device dynamic scan method is supported under linux system Download PDFInfo
- Publication number
- CN104820646B CN104820646B CN201510269974.4A CN201510269974A CN104820646B CN 104820646 B CN104820646 B CN 104820646B CN 201510269974 A CN201510269974 A CN 201510269974A CN 104820646 B CN104820646 B CN 104820646B
- Authority
- CN
- China
- Prior art keywords
- pcie
- pcie device
- bus
- assembly controller
- bus number
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
- G06F13/22—Handling requests for interconnection or transfer for access to input/output bus using successive scanning, e.g. polling
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2213/00—Indexing scheme relating to interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F2213/0024—Peripheral component interconnect [PCI]
Abstract
The invention discloses a kind of PCIE device dynamic scan method that more RC are supported under linux system, including：System electrification, it is that each RC controllers distribute continuous Bus number resource according to the RC controllers number of system, each RC controllers present in Ergodic Theory, Bus number information corresponding to each RC controllers is recorded to global array, and the PCIE device or PCIE bridge devices given tacit consent in deletion system under each RC controllers, to discharge the resource of system default distribution；Corresponding RC controller bus information according to described in global array, and carry out PCIE device dynamic scan or unloading by criterion of RC controller root buses.The present invention for each RC controllers and PCIE bridge devices by redistributing the scalability that continuous Bus number resource improves system, and scanning to the PCIE device directly under RC controller root buses or unloading carry out individually control and improve security of system；The stability for enhancing system by detecting control scanning process to linking status simultaneously.
Description
Technical field
The present invention relates to embedded system applied technical field, and in particular to more RC (Root are supported under linux system
Complex, root component) PCIE (Peripheral Component Interconnect Express, high speed peripheral component
Interconnection) equipment dynamic scan method.
Background technology
At present, linux system is widely used in embedded product exploitation, with the development of embedded technology, product
The integrated level of design also more and more higher, in high-end communication equipment, embedded Linux system needs to support polytype PCIE
Equipment, some PCIE device needs have configured its power supply, clock after system normally starts according still further to certain sequential could just
Often work；Some PCIE devices need to unload in system normal operation.
Usual linux system kernel on startup can automatically scanning PCIE device, and be its configuration and distribution system
The resources such as Bus number, address, interruption；And linux system when starting once be assigned with resource for PCIE device, then even in being
New PCIE device is added or is configured with system running, in the case where system does not reset, these allocated moneys
Source will not also change, so that support of the system of influence to the PCIE device of dynamic load, causes system PCIE can not be supported to set
Standby dynamic load, the autgmentability and practicality of system are seriously constrained, the online extension of power down needs is unable to particularly with long-term
Influenceed for the equipment of function with to be serious, such as backbone network communicating node device.
In order to support the dynamic scan of PCIE device, meet special installation node high stability, scalability will
Ask, the way of industry is to be realized by the access of the sysfs file subsystem traditional to linux system to PCIE device at present
The operation such as dynamic scan and unloading, the long-term uninterrupted Function Extension of business site or the function of upgrading are realized, as shown in Fig. 2
In such scheme, after linux kernel has initialized PCI subsystem, user is sent by sysfs file subsystems and ordered,
Interior verification user command is parsed, and then performs corresponding device scan or unloading behaviour, related command example are as follows：
Scan PCIE device order example：
echo 1>/sys/bus/pci/slots/0001\:03\:00.0/power；
Unload PCIE device order example：
echo 0>/sys/bus/pci/slots/0001\:03\:00.0/power。
Depth-first is used to PCIE buses as shown in figure 1, in embedded Linux system, during kernel power-up initializing
Scanning algorithm, the system for including multiple RC, kernel can be followed successively by each RC according to depth-first algorithm distribute bus
Number resource, system first RC of depth-first traversal first, is assigned with Bus number 0 and 1；Then depth-first traversal second
RC, it is assigned with Bus number 2 and 3；The 3rd RC of last depth-first traversal, is assigned with Bus number 4,5,6,7,8,9,10 and 11.
And there is following defect in the program：
(1) widely using with PCIE device, PCIE device of today may include bridge piece, to PCIE device dynamic
Multi-level bus can be produced in scanning process, the processor system that multiple RC be present, due to such scheme do not account for multiple RC or
Person's PCIE bridge devices are dynamically added systematic difference scene, now carry out PCIE device dynamic scan scheme meeting using such scheme
Produce multi-level bus address conflict, cause PCIE device can not normal load to system serious consequence, it is seen then that such scheme without
Method is effectively applied in the system comprising multiple RC and the complication system comprising PCIE bridge devices, is solved dynamic in PCIE buses
The problem of state scans or is hot-swappable etc；
(2) because access of some RC controllers to PCIE device has certain constraints, such as require outside PCIE
If in the presence of and physical link it is out of question or upper electric when EP equipment must be ready, because such scheme is not to RC main equipment physics
Link optimizes control, and when EP physical link states change, PCIE device scanning is being carried out by sysfs file subsystems
When may scan less than PCIE device or cause system crash, not only cause less stable, also for embedded system
The middle PCIE device for needing dynamic configuration electrifying timing sequence, work clock can not be supported, only to just linking normal EP in power up phase
The dynamic scan of equipment is applicable；The dynamic scan of the most descending jaws equipment of PCIE bridges can not be applied to, constrain above-mentioned side
The application of case, its application is set to narrow；
(3) with the Highgrade integration of communication system, the business board application of dynamic expansion Backbone Core node is increasingly
Extensively, many business boards are all to be added dynamically in a manner of PCIE subcards in system, and some subcards may be also with multistage
PCIE bridge pieces, above-mentioned PCIE device dynamic scan scheme can not realize the PCIE device dynamic scan of multistage PCIE bridge pieces；
(4) such scheme is not protected effectively root bus, after RC root buses are unloaded, in the case where not resetting
It can not recover, security is poor.
The content of the invention
The technical problems to be solved by the invention be existing PCIE device dynamic scan and Unloading Technology scalability it is low,
The problem of safety and stability difference.
In order to solve the above-mentioned technical problem, the technical solution adopted in the present invention is to provide one kind and propped up under linux system
More RC PCIE device dynamic scan method is held, is comprised the following steps：
When system electrification initializes, each RC controllers present in Ergodic Theory, according to the RC controller numbers of system
Mesh is that each RC controllers distribute continuous Bus number resource, records Bus number information corresponding to each RC controllers to global number
Group, and the PCIE device or PCIE bridge devices given tacit consent in deletion system under each RC controllers, to discharge system default distribution
Resource；
Corresponding RC controller bus information according to described in global array, and using RC controller root buses to sentence
Disconnected standard carries out PCIE device dynamic scan or unloading.
In the above-mentioned methods, it is that each RC controllers distribute continuous Bus number resource according to the RC controllers number of system
Specific method be：
Bus number number under the RC controllers finally traveled through is the whole of the business of the number of RC controllers in 256 divided by system
Number part and complementing part sum；
Bus number number under remaining each RC controller is the integer of the business of the number of RC controllers in 256 divided by system
Part.
In the above-mentioned methods, system electrification initialization specifically includes following steps：
Step A101, linux system kernel initialization；
Step A102, it is that each RC controllers distribute continuous Bus number resource according to the RC controllers number of system；
Step A103, each RC controllers present in depth optimization Ergodic Theory, and record each RC controllers successively
Corresponding Bus number information is to global array；
Step A104, detect under each RC controllers and whether there is PCIE device or PCIE bridge devices, if it does, holding
Row step A105；Otherwise, step A106 is performed
Step A105, the PCIE device or PCIE bridge devices given tacit consent in deletion system under each RC controllers, with release
The resource of system default distribution, then performs step A106；
Step A106, judge whether to complete the traversal to all RC controllers, if it is, performing step A107；Otherwise,
Step A103 is performed, travels through next RC controllers；
Step A107, initialization terminates.
In the above-mentioned methods, carry out PCIE device dynamic scan and specifically include following steps：
Step A201, PCIE device dynamic scan starts；
Step A202, whether the PCIE device of detection scanning is directly hung under RC controllers, if it is, performing step
A203；Otherwise step A205 is performed；
Step A203, check whether the connection status of PCIE device physical link is normal, if link is normal, perform step
A204；Otherwise, the error message returned operation failure；
Step A204, the inner core body linking status information flag of the kernel RC controller main equipments is changed；
Step A205, whether the PCIE device of detection scanning is PCIE bridge devices, if it is, performing step A206；
Otherwise step A208 is performed；
Step A206, the corresponding RC controller bus information according to described in global array, it is PCIE bridge devices
Each down going port and its equipment distribute continuous Bus number resource；
Step A207, each down going port and its equipment are scanned with depth-priority-searching method, and records each down going port and its set
Then standby Bus number information performs step A209 to global array；
Step A208, PCIE device, and the corresponding RC controller buses number letter according to described in global array are scanned
Cease and distribute Bus number resource for it；
Step A209, PCIE device dynamic scan terminates.
In the above-mentioned methods, it is that each down going port of PCIE bridge devices and its equipment distribution are continuous total in step A206
The specific method of wire size resource is：
Bus number number of resources under RC controllers corresponding to PCIE bridge devices subtracts what is taken by RC controller roots bus
The Bus number number that the Bus number number and PCIE bridge devices up going port that Bus number number, PCIE bridge devices take take, then remove
Using the integer part of the number business of the PCIE bridge device down going ports and complementing part sum as；The Bus number number of remaining down going port
For the integer part of business.
In the above-mentioned methods, carry out PCIE device dynamic offloading and specifically include following steps：
Step A301, PCIE device dynamic offloading starts；
Step A302, whether the PCIE device that detection needs to unload is directly below RC controller root buses, if it is, holding
Row step A303；Otherwise, step A307 is performed；
Step A303, detect whether the PCIE device is PCIE bridge devices, if it is, performing step A304；Otherwise, perform
Step A306；
Step A304, each descending jaws equipment and down going port bus resource under recurrence unloading PCIE bridge devices；
Step A305, PCIE bridge devices and up going port bus are unloaded, and discharges other all resources of system distribution, then
Perform step A308；
Step A306, PCIE device is unloaded, all resources in addition to Bus number of release system distribution, is then performed
Step A308；
Step A307, directly unload PCIE device from system, and discharge the address related to PCIE device, interruption, always
The resources such as wire size, then perform step A308；
Step A308, PCIE device dynamic offloading terminates.
In the above-mentioned methods, carry out PCIE device dynamic scan or unloading is realized by two ways, respectively order
Line mode and interface function mode.
The present invention is solved by redistributing continuous Bus number resource for each RC controllers and PCIE bridge devices in system
The problem of prior art of having determined can not be supported to carry out dynamic scan or unloading to PCIE device or PCIE bridge devices under more RC,
When ensure that PCIE device or PCIE bridge devices are dynamically added system under multiple RC controllers, have under each RC controllers enough
The continuous Bus number resource used, improve the scalability of system；By to the PCIE directly under RC controller root buses
Equipment or the scanning of PCIE bridge devices or unloading are individually controlled, it is therefore prevented that are occurred when scanning or unloading PCIE device to RC
Controller root bus carries out the situation of maloperation, improves the security of system, and by PCIE device chain under RC controllers
The detection control scanning process for connecing state enhances the stability of system.
Brief description of the drawings
Fig. 1 is the schematic diagram that prior art systems bus resource distributes under more RC systems；
Fig. 2 is the flow chart that prior art realizes dynamic scan scheme；
Fig. 3 is the Bus number resource allocation schematic diagram for the embodiment that the number N of RC controllers provided by the invention is 3；
Fig. 4 is the flow chart of linux system kernel initialization in the present invention；
Fig. 5 is the flow chart that PCIE device dynamic scan is carried out in the present invention；
Fig. 6 is the flow chart that PCIE device dynamic offloading is carried out in the present invention.
Embodiment
The present invention is described in detail with reference to Figure of description and specific embodiment.
The present invention provides a kind of PCIE device dynamic scan method that more RC are supported under linux system, including following step
Suddenly：
Linux system kernel initialization is carried out after the first step, system electrification, PCIE bus assignments are changed, according to system
RC controllers number is that each RC controllers distribute continuous Bus number resource, each RC controllers present in Ergodic Theory,
Bus number information corresponding to each RC controllers is recorded to global array, and give tacit consent in deletion system under each RC controllers
PCIE device or PCIE bridge devices, to discharge the resource of system default distribution.
In the present invention, the Bus number number for the distribution of each RC controllers is flexible according to the RC controller number Ns of system
Distribution, during ensureing that PCIE bridge devices are dynamically added system under multiple RC, have under each RC controllers use enough it is continuous
Bus number resource, wherein N are positive integer；System can be run to its normal load, be specially：Bus under each RC controllers
Number mesh is that the number of RC controllers in 256 divided by system rounds, the Bus number number under finally travel through a RC controllers
256 complementing parts with the business of RC controller numbers need to be added, below using the number of RC controllers in system as 3 embodiment pair
It is specifically described.
Fig. 3 is the Bus number resource allocation schematic diagram for the embodiment that the number N of RC controllers is 3, due to N in the present embodiment
=3, then the Bus number number of resources under each RC controllers is 256 divided by 3 to round, i.e., the Bus number money under each RC controllers
Source number is 85, and the Bus number number of resources under last RC controller is 86；After system electrification starts, first to first
Individual RC controllers RC1 carries out the traversal of depth-first, distributes Bus number 0 and 1, Bus number resource is 0-84；Then to second
RC controllers RC2 carries out the traversal of depth-first, distributes Bus number 85 and 86, Bus number resource is 85-169；Finally to first
Individual RC controllers RC3 carries out the traversal of depth-first, distributes Bus number 170,171,172,173,193,213,214 and 233, always
Wire size resource is 170-255.
As shown in figure 4, linux system kernel initialization specifically includes following steps：
Step A101, linux system kernel initialization；
Step A102, it is that each RC controllers distribute continuous Bus number resource according to the RC controllers number of system；
Step A103, each RC controllers present in depth optimization Ergodic Theory, and record each RC controllers successively
Corresponding Bus number information is to global array；
Step A104, detect under each RC controllers and whether there is PCIE device or PCIE bridge devices, if it does, holding
Row step A105；Otherwise, step A106 is performed
Step A105, the PCIE device or PCIE bridge devices given tacit consent in deletion system under each RC controllers, with release
The resource of system default distribution, then performs step A106；
Step A106, judge whether to complete the traversal to all RC controllers, if it is, performing step A107；Otherwise,
Step A103 is performed, travels through next RC controllers；
Step A107, initialization terminates.
Second step, the corresponding RC controller bus information according to described in global array, and with RC controller roots
Bus is that criterion carries out PCIE device dynamic scan or unloading.
As shown in figure 5, in second step, PCIE device dynamic scan is carried out, specifically includes following steps：
Step A201, PCIE device dynamic scan starts；
Whether the PCIE device for step A202, detecting scanning first is directly hung under RC controllers, if it is, performing step
A203；Otherwise, step A205 is performed；
Step A203, check whether the connection status of PCIE device physical link is normal, if link is normal, perform step
A204；Otherwise, the error message returned operation failure, now can also be directly to the modification kernel RC controller root bus structures
Body state；
Step A204, the inner core body linking status information flag of the kernel RC controller main equipments is changed；
Step A205, whether the PCIE device of detection scanning is PCIE bridge devices, if it is, performing step A206；
Otherwise step A208 is performed；
Step A206, the corresponding RC controller bus information according to described in global array, it is PCIE bridge devices
Each down going port and its equipment distribute continuous Bus number resource；
In the present invention, each down going port of PCIE bridge devices distributes the Bus number number of continuous Bus number resource according to this
PCIE bridge device down going ports flexible number distributes, and down going port number is more, and the Bus number number of resources for its distribution is more, due to
The scanning algorithm also in compliance with PCIE device depth-first is realized in the inside of PCIE bridge devices, so for PCIE bridge device down going ports
It is also required to reserve continuous Bus number resource；Continuous Bus number resource is distributed for each down going port of PCIE bridge devices and its equipment
Specific method be：
Bus number number of resources under RC controllers corresponding to PCIE bridge devices subtracts what is taken by RC controller roots bus
The Bus number number that the Bus number number and PCIE bridge devices up going port that Bus number number, PCIE bridge devices take take, then remove
With the number of the PCIE bridge device down going ports, the integer part of the business is each down going port Bus number number；The integer of the business
Part and the Bus number number that complementing part sum is the down going port finally traveled through.
As shown in figure 3, carry PCIE bridge devices under last RC controller in this embodiment, it is seen then that this PCIE bridge
Equipment has a up going port, four down going ports；According to the Bus number distribution method under RC controllers, under last RC controller
86 Bus number resources are shared, because RC controller roots bus takes a Bus number, PCIE bridge devices take a Bus number,
PCIE bridge devices up going port takes a Bus number, so what four down going ports of PCIE bridge devices in the embodiment took jointly
Bus number resource subtracts 3 for 86, shares 83, so the Bus number number of a down going port rounds for 83 divided by 4, it is 20,
The Bus number number of last down going port will also add 83 divided by 4 remainder 3, be 23.
It can be seen that in the present invention, system is reserved as more as possible for the down going port of each RC controllers and PCIE bridge devices
Continuous Bus number resource, when the PCIE device under RC controllers or PCIE bridge device down going ports changes, press again
Bus number layout and the distribution before system would not be influenceed when distributing bus according to the depth-priority-searching methods of PCIE agreements, ensure that
The flexibility of dynamic scan and the scalability of system.
Step A207, each down going port and its equipment are scanned with depth-priority-searching method, and records each down going port and its set
Then standby Bus number information performs step A209 to global array；
Step A208, PCIE device, and the corresponding RC controller buses number letter according to described in global array are scanned
Cease and distribute Bus number resource for it；
Step A209, PCIE device dynamic scan terminates.
Link State of the invention by detecting PCIE device under RC controller root buses, it is further according to testing result decision
It is no that PCIE device is scanned, effectively prevent from asking system crash caused by the inappropriate scanning of RC controller root buses
Topic, the reliability of strengthening system.
As shown in fig. 6, in second step, PCIE device dynamic offloading is carried out, specifically includes following steps：
Step A301, PCIE device dynamic offloading starts；
Step A302, whether the PCIE device that detection needs to unload is directly below RC controller root buses, if it is, holding
Row step A303；Otherwise, step A307 is performed；
Step A303, detect whether the PCIE device is PCIE bridge devices, if it is, performing step A304；Otherwise, perform
Step A306；
Step A304, each descending jaws equipment and down going port bus resource under recurrence unloading PCIE bridge devices；
Step A305, PCIE bridge devices and up going port bus are unloaded, and discharges other all resources of system distribution, then
Perform step A308；
Step A306, PCIE device is unloaded, all resources in addition to Bus number of release system distribution, is then performed
Step A308；
Step A307, directly unload PCIE device from system, and discharge the address related to PCIE device, interruption, always
The resources such as wire size, then perform step A308；
Step A308, PCIE device dynamic offloading terminates.
In the present invention, it is by carrying out checking that judgement is next to determine how to carry out to root bus when PCIE device unloads
Step processing, it is therefore prevented that occur the situation for deleting RC controller root buses by mistake, the security of strengthening system during unloading PCIE device.
In the present invention, initialization operation only performs once after the power-up, and the dynamic scan of PCIE device or unloading can
According to application demand perform it is infinite repeatedly, and carry out the dynamic scan of PCIE device or unloading can be real by two ways
Existing, the two ways command line mode and interface function mode, it is real that command line mode can perform particular command in user's space
The dynamic scan of existing PCIE device or unloading；Interface function mode can be conveniently as needed in the application using personnel
Dynamic scanning or unloading PCIE device.
Obviously, those skilled in the art can carry out the essence of various changes and modification without departing from the present invention to the present invention
God and scope.So, if these modifications and variations of the present invention belong to the scope of the claims in the present invention and its equivalent technologies
Within, then the present invention is also intended to comprising including these changes and modification.
Claims (5)
1. more RC PCIE device dynamic scan method is supported under linux system, it is characterised in that comprise the following steps：
It is that the distribution of each root assembly controller is continuous according to the root assembly controller number of system when system electrification initializes
Bus number resource, each root assembly controller, records Bus number corresponding to each root assembly controller present in Ergodic Theory
Information is to global array, and the PCIE device or PCIE bridge devices given tacit consent in deletion system under each root assembly controller, with
Discharge the resource of system default distribution；
Corresponding root assembly controller Bus number information according to described in global array, and with root assembly controller root bus
PCIE device dynamic scan or unloading are carried out for criterion；
Wherein,
Carry out PCIE device dynamic scan and specifically include following steps：
Step A201, PCIE device dynamic scan starts；
Step A202, whether the PCIE device of detection scanning is directly hung under root assembly controller, if it is, performing step
A203；Otherwise step A205 is performed；
Step A203, check whether the connection status of PCIE device physical link is normal, if link is normal, perform step
A204；Otherwise, the error message returned operation failure；
Step A204, the inner core body linking status information flag of the kernel root assembly controller main equipment is changed；
Step A205, whether the PCIE device of detection scanning is PCIE bridge devices, if it is, performing step A206；Otherwise
Perform step A208；
Step A206, the corresponding root assembly controller Bus number information according to described in global array, is PCIE bridge devices
Each down going port and its equipment distribute continuous Bus number resource；
Step A207, each down going port and its equipment are scanned with depth-priority-searching method, and records each down going port and its equipment
Then Bus number information performs step A209 to global array；
Step A208, PCIE device, and the corresponding root assembly controller Bus number letter according to described in global array are scanned
Cease and distribute Bus number resource for it；
Step A209, PCIE device dynamic scan terminates；
Carry out PCIE device dynamic offloading and specifically include following steps：
Step A301, PCIE device dynamic offloading starts；
Step A302, whether the PCIE device that detection needs to unload is directly below root assembly controller root bus, if it is, holding
Row step A303；Otherwise, step A307 is performed；
Step A303, detect whether the PCIE device is PCIE bridge devices, if it is, performing step A304；Otherwise, step is performed
A306；
Step A304, each descending jaws equipment and down going port bus resource under recurrence unloading PCIE bridge devices；
Step A305, PCIE bridge devices and up going port bus are unloaded, and discharges other all resources of system distribution, is then performed
Step A308；
Step A306, PCIE device is unloaded, all resources in addition to Bus number of release system distribution, then performs step
A308；
Step A307, PCIE device is directly unloaded from system, and discharges the address related to PCIE device, interruption, Bus number
Resource, then perform step A308；
Step A308, PCIE device dynamic offloading terminates.
2. the method as described in claim 1, it is characterised in that according to the root assembly controller number of system be each root component
The specific method that controller distributes continuous Bus number resource is：
Bus number number under the root assembly controller finally traveled through is the business of the number of root assembly controller in 256 divided by system
Integer part and complementing part sum；
Bus number number under remaining each root assembly controller is the business of the number of root assembly controller in 256 divided by system
Integer part.
3. the method as described in claim 1, it is characterised in that system electrification initialization specifically includes following steps：
Step A101, linux system kernel initialization；
Step A102, it is that each root assembly controller distributes continuous Bus number money according to the root assembly controller number of system
Source；
Step A103, each root assembly controller present in depth optimization Ergodic Theory, and record each root component control successively
Bus number information corresponding to device processed is to global array；
Step A104, detect under each root assembly controller and whether there is PCIE device or PCIE bridge devices, if it does, holding
Row step A105；Otherwise, step A106 is performed
Step A105, the PCIE device or PCIE bridge devices given tacit consent in deletion system under each root assembly controller, with release
The resource of system default distribution, then performs step A106；
Step A106, judge whether to complete the traversal to all assembly controllers, if it is, performing step A107；Otherwise,
Step A103 is performed, travels through next assembly controller；
Step A107, initialization terminates.
4. the method as described in claim 1, it is characterised in that in step A206, be each down going port of PCIE bridge devices and
The specific method that its equipment distributes continuous Bus number resource is：
Bus number number of resources under root assembly controller corresponding to PCIE bridge devices subtracts to be accounted for by root assembly controller root bus
The Bus number number that the Bus number number and PCIE bridge devices up going port that Bus number number, PCIE bridge devices take take,
Again divided by the integer part of the number business of the PCIE bridge device down going ports is with complementing part sum；The Bus number of remaining down going port
Number is the integer part of business.
5. the method as described in claim 1, it is characterised in that carry out PCIE device dynamic scan or unloading passes through two kinds of sides
Formula realization, respectively command line mode and interface function mode.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201510269974.4A CN104820646B (en) | 2015-05-25 | 2015-05-25 | More RC PCIE device dynamic scan method is supported under linux system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201510269974.4A CN104820646B (en) | 2015-05-25 | 2015-05-25 | More RC PCIE device dynamic scan method is supported under linux system |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN104820646A CN104820646A (en) | 2015-08-05 |
| CN104820646B true CN104820646B (en) | 2018-02-16 |
Family
ID=53730946
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201510269974.4A Active CN104820646B (en) | 2015-05-25 | 2015-05-25 | More RC PCIE device dynamic scan method is supported under linux system |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN104820646B (en) |
Families Citing this family (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN110134446B (en) * | 2019-04-18 | 2022-04-15 | 深圳市广和通无线股份有限公司 | Method for starting PCIE equipment scanning |
| CN114253877B (en) * | 2020-09-25 | 2024-01-26 | 大唐移动通信设备有限公司 | Method and device for scanning Peripheral Component Interconnect Express (PCIE) equipment in Liune system |
| CN112597090A (en) * | 2021-01-06 | 2021-04-02 | 新华三信息安全技术有限公司 | Method for configuring PCIE (peripheral component interface express) equipment, network equipment and storage medium |
| CN112988272A (en) * | 2021-03-22 | 2021-06-18 | 成都申威科技有限责任公司 | Method, device and storage medium for supporting multi-path PCIE RC in UBOOT |
| CN116028430B (en) * | 2023-03-28 | 2023-06-13 | 飞腾信息技术有限公司 | Scanning method of pcie equipment and system-on-chip |
Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101034380A (en) * | 2007-04-19 | 2007-09-12 | 杭州华为三康技术有限公司 | Method and device for implementing peripheral element interface accelerate bus inserted card hot-plug |
| CN101178697A (en) * | 2007-12-12 | 2008-05-14 | 杭州华三通信技术有限公司 | PCIE apparatus satellite communication method and system |
| CN101739379A (en) * | 2010-01-21 | 2010-06-16 | 山东高效能服务器和存储研究院 | Server-based method for designing hot-swappable PCIE equipment box |
| CN102053939A (en) * | 2009-10-30 | 2011-05-11 | 英业达股份有限公司 | Hot-plug control method of Peripheral Component Interconnect Express (PCIE) tab |
| CN103049702A (en) * | 2013-01-05 | 2013-04-17 | 浪潮电子信息产业股份有限公司 | Server layer based security reinforcing strategy |
| CN103095463A (en) * | 2013-02-01 | 2013-05-08 | 福建星网锐捷网络有限公司 | Peripheral component interface express (PCIE) exchange network system and communication method |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US8223745B2 (en) * | 2005-04-22 | 2012-07-17 | Oracle America, Inc. | Adding packet routing information without ECRC recalculation |
-
2015
- 2015-05-25 CN CN201510269974.4A patent/CN104820646B/en active Active
Patent Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101034380A (en) * | 2007-04-19 | 2007-09-12 | 杭州华为三康技术有限公司 | Method and device for implementing peripheral element interface accelerate bus inserted card hot-plug |
| CN101178697A (en) * | 2007-12-12 | 2008-05-14 | 杭州华三通信技术有限公司 | PCIE apparatus satellite communication method and system |
| CN102053939A (en) * | 2009-10-30 | 2011-05-11 | 英业达股份有限公司 | Hot-plug control method of Peripheral Component Interconnect Express (PCIE) tab |
| CN101739379A (en) * | 2010-01-21 | 2010-06-16 | 山东高效能服务器和存储研究院 | Server-based method for designing hot-swappable PCIE equipment box |
| CN103049702A (en) * | 2013-01-05 | 2013-04-17 | 浪潮电子信息产业股份有限公司 | Server layer based security reinforcing strategy |
| CN103095463A (en) * | 2013-02-01 | 2013-05-08 | 福建星网锐捷网络有限公司 | Peripheral component interface express (PCIE) exchange network system and communication method |
Also Published As
| Publication number | Publication date |
|---|---|
| CN104820646A (en) | 2015-08-05 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN104820646B (en) | More RC PCIE device dynamic scan method is supported under linux system | |
| US7921188B2 (en) | Computer system partitioning using data transfer routing mechanism | |
| TW518472B (en) | Variable slot configuration for multi-speed bus | |
| CN103616937B (en) | A kind of mainboard, PCIE network interface card and server system | |
| US8185905B2 (en) | Resource allocation in computing systems according to permissible flexibilities in the recommended resource requirements | |
| US8484416B2 (en) | High availability raid using low-cost direct attached raid controllers | |
| US20180129574A1 (en) | Central Processing Unit CPU Hot-Remove Method and Apparatus, and Central Processing Unit CPU Hot-Add Method and Apparatus | |
| AU2002324671A1 (en) | Computer system partitioning using data transfer routing mechanism | |
| JP2003506788A (en) | Diagnostic cage mode for testing redundant system controllers | |
| EP2704050A1 (en) | Capacity on Demand processing apparatus and control method | |
| JP2005276218A (en) | Method and system for preventing loading and execution of illicit operating system in logical partition data processing system | |
| US20180267870A1 (en) | Management node failover for high reliability systems | |
| CN106598898A (en) | System and method for sharing bus port | |
| CN108334372A (en) | firmware upgrade processing method, device and system | |
| US10419436B2 (en) | Method to improve keyboard, video and mouse (KVM) security on blocking incoming KVM privilege request | |
| US7610429B2 (en) | Method and system for determining device criticality in a computer configuration | |
| US7519800B2 (en) | Apparatus and method for enforcing homogeneity within partitions of heterogeneous computer systems | |
| US11442763B2 (en) | Virtual machine deployment system using configurable communication couplings | |
| US11106624B2 (en) | System and method for generation of configuration descriptors for a chipset | |
| CN105704187A (en) | Processing method and apparatus of cluster split brain | |
| CN103412838A (en) | Expansion system, communication method, address configuration method, equipment and device | |
| CN101458624B (en) | Loading method of programmable logic device, processor and apparatus | |
| US10534734B1 (en) | Processor/endpoint communication coupling configuration system | |
| US10609013B2 (en) | Twin factor authentication for controller | |
| CN109582454A (en) | Permission releasing control method, device and equipment in a kind of distributed storage cluster |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| EXSB | Decision made by sipo to initiate substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant | ||
| TR01 | Transfer of patent right |
Effective date of registration: 20190624 Address after: 430000 Guanghuo Road Optical Communication Industry Building, Guandong Industrial Park, Donghu Development Zone, Wuhan City, Hubei Province, 1st Floor Patentee after: Beacon Fire Ultra-micro Information Technology Co., Ltd. Address before: 430073 No. 67 Guanggu Pioneer Street, Donghu Development Zone, Wuhan City, Hubei Province Patentee before: Fenghuo Communication Science &. Technology Co., Ltd. |
|
| TR01 | Transfer of patent right |