CN104683714B - A kind of sequential control method of two-stage V BY ONE signal systems - Google Patents
A kind of sequential control method of two-stage V BY ONE signal systems Download PDFInfo
- Publication number
- CN104683714B CN104683714B CN201510059528.0A CN201510059528A CN104683714B CN 104683714 B CN104683714 B CN 104683714B CN 201510059528 A CN201510059528 A CN 201510059528A CN 104683714 B CN104683714 B CN 104683714B
- Authority
- CN
- China
- Prior art keywords
- time
- liquid crystal
- crystal display
- digital interface
- interface standard
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Abstract
The embodiment of the present invention discloses a kind of sequential control method of V BY ONE systems, including：Step 1, by V BY ONE first order VBO systems and second level VBO systems；Step 2, by the standby module in TV SKD control on SOC module and image enhancement module electricity；Step 3, by after very first time t1, when system mode stabilization, first order VBO signals are sent by TV SKD；Step 4, by after the second time t2 image enhancement module locking first order VBO signals, the first order VBO transmission state signals stabilization, by SOC module control on liquid crystal display TCON plates electricity；Step 5, by after the 3rd time t3, when liquid crystal display TCON board status stabilization, image enhancement module sends second level VBO signals, and image is shown liquid crystal display TCON plates locking second level VBO signals, beneficial effects of the present invention are finally by liquid crystal display：It is prevented effectively from because the anomalies such as screen self-inspection, flower screen occurs in start sequential confusion, it is ensured that the normalization of VBO signal flows, the reliability that the system of improving shows.
Description
Technical field
The present invention relates to television signal processing technology field, and in particular to a kind of two-stage V-BY-ONE signal systems when
Sequence controlling method.
Background technology
V-BY-ONE (abbreviation VBO), is a kind of Digital Interface Standard technology of image information transmission, and VBO technologies are used extensively
In LCD TV field, VBO signal transmissions need to use two controlling switch of hot plug detection and clock lock, are all set to height
Level, when receiving terminal is activated, hot plug detection is pulled low, and then carries out CDR training (data clock recovery), CDR
After training successes, clock lock is pulled low, and then carries out ALN training (data form calibration), finally transmits effective
Image information.Fig. 2 schematically illustrates the communication process of VBO transmitting terminals and receiving terminal.
The success communication of VBO transmitting terminals and receiving terminal is needed premised on strict SECO, at present majority LCD TV
VBO is made up of mainboard and liquid crystal display and sends and receives system, but will often increased to improve the display effect of LCD TV
One image enhancement module, at present, TV industry is for having what TV SKD, image enhancement module and liquid crystal display three were constituted
Complicated VBO system sequences control can also be according to the confusion of sequential between them, the result brought is exactly the self-inspection of aobvious screen, flower without evidence
The abnormal shows such as screen.
The content of the invention
The present invention is in order to avoid the VBO signals system constituted due to TV SKD, image enhancement module and liquid crystal display three
A kind of anomalies such as screen self-inspection, flower screen that system sequential confusion is brought, there is provided sequential control of two-stage V-BY-ONE signal systems
Method processed.
To achieve the above object, the present invention uses following technical scheme：
A kind of sequential control method of V-BY-ONE systems, it includes：
Step 1, the V-BY-ONE systems that will be made up of TV SKD, image enhancement module and liquid crystal display TCON plates are divided
Into be made up of TV SKD and image enhancement module the first order image information transmission Digital Interface Standard system and by
The Digital Interface Standard system of the second level image information transmission of image enhancement module and liquid crystal display TCON plates composition, controls successively
The Digital Interface Standard system that the Digital Interface Standard system and second level image information of first order image information transmission are transmitted
Sequential；
Step 2, by the standby module in TV SKD control on SOC module and image enhancement module electricity；
Step 3, by very first time t1Afterwards, when system mode stabilization, first order image information is sent by TV SKD
The Digital Interface Standard signal of transmission；
Step 4, by the second time t2The digital interface mark that image enhancement module locking first order image information is transmitted afterwards
Calibration signal, the Digital Interface Standard transmission state signal stabilization of first order image information transmission, is controlled to liquid crystal display by SOC module
Electricity on TCON plates；
Step 5, by the 3rd time t3Afterwards, when liquid crystal display TCON board status stabilization, image enhancement module sends the second level
The Digital Interface Standard signal of image information transmission, the digital interface mark of liquid crystal display TCON plates locking second level image information transmission
Calibration signal, shows image finally by liquid crystal display.
Further technical scheme is, the very first time t1Including the 4th time t11With the first design margin time
t12, the 4th time t11It is TV SKD power-up initializing time or image enhancement module power-up initializing time.
Further technical scheme is, second time t2Including the 5th time t21With the second design margin time
t22, the 5th time t21For the data clock of first order VBO signals recovers and data form prover time.
Further technical scheme is, the 3rd time t3Including t between liquid crystal display TCON plate power-up initializings31With
Three design margin time t32。
Compared with prior art, the beneficial effects of the invention are as follows：
The two-stage VBO system sequences that the present invention can be constituted to TV SKD, image enhancement module, liquid crystal display TCON plates
Controlled in order, be prevented effectively from because the anomalies such as screen self-inspection, flower screen occurs in start sequential confusion.Ensure that VBO signals
The normalization of flow, the reliability that the system of improving shows.
Brief description of the drawings
Fig. 1 is a kind of timing diagram of V-BY-ONE signal systems of the embodiment of the present invention.
Fig. 2 is VBO signal communications flow chart in the prior art.
In figure, corresponding reference is entitled：
VDD_1 TV SKD voltages, VDD_2 image enhancement module voltages, VBO_1 first order VBO signals, VDD_TCON
Liquid crystal display TCON plate voltages, VBO_2 second level VBO signals.
Specific embodiment
A kind of sequential control method of V-BY-ONE systems, it includes：
Step 1, the V-BY-ONE systems that will be made up of TV SKD, image enhancement module and liquid crystal display TCON plates are divided
Into be made up of TV SKD and image enhancement module the first order image information transmission Digital Interface Standard system and by
The Digital Interface Standard system of the second level image information transmission of image enhancement module and liquid crystal display TCON plates composition, controls successively
The Digital Interface Standard system that the Digital Interface Standard system and second level image information of first order image information transmission are transmitted
Sequential；
Step 2, by the standby module in TV SKD control on SOC module and image enhancement module electricity；
Step 3, by very first time t1Afterwards, when system mode stabilization, first order VBO signals are sent by TV SKD；
Step 4, by the second time t2The digital interface mark that image enhancement module locking first order image information is transmitted afterwards
Calibration signal, the Digital Interface Standard transmission state signal stabilization of first order image information transmission, is controlled to liquid crystal display by SOC module
Electricity on TCON plates；
Step 5, by the 3rd time t3Afterwards, when liquid crystal display TCON board status stabilization, image enhancement module sends the second level
The Digital Interface Standard signal of image information transmission, the digital interface mark of liquid crystal display TCON plates locking second level image information transmission
Calibration signal, shows image finally by liquid crystal display.
According to one embodiment of present invention, the very first time t1Including the 4th time t11With the first design margin time
t12, the 4th time t11It is TV SKD power-up initializing time or image enhancement module power-up initializing time, it is described
Second time t2Including the 5th time t21With the second design margin time t22, the 5th time t21It is first order image information
The data clock of the Digital Interface Standard signal of transmission recovers and data form prover time, the t21Only believed by first order image
The data clock for ceasing the Digital Interface Standard of transmission recovers and the decision of data format standard time.The 3rd time t3Including liquid
Crystalline substance screen TCON plate power-up initializing times t31With the 3rd design margin time t32。
The very first time t1Including the 4th time t11With the first design margin time t12, the 4th time t11It is electricity
Depending on mainboard power-up initializing time or image enhancement module power-up initializing time, t11By TV SKD and Image Enhancement Based
Initialization block time more long one determined, should be tested in practical application they characteristic parameter (for example, resetting time,
I/O port level state, software register value) obtain；To ensure to shorten the available machine time as far as possible, the first design margin time t12No
It is preferably long, it should with t11In the same time order of magnitude and less than t11。
Second time t2Including the 5th time t21With the second design margin time t22, the 5th time t21It is
The data clock of the Digital Interface Standard signal of first order image information transfer recovers and data form prover time, due to that may need
The Digital Interface Standard signal of the multiple ability lock image information transfer of training processes is carried out, so in actual application
In, different systems is constituted and causes the sample different in size of training processes, so the 5th time t21Need test HTPDN and
Whether LOCKN is low level determines.To ensure to shorten the available machine time as far as possible, the second design margin time t22It is unsuitable long, should
It is somebody's turn to do and t21In the same time order of magnitude and generally less than t21。
The 3rd time t3Including liquid crystal display TCON plate power-up initializing times t31With the 3rd design margin time t32,
t31Length determined that general screen specifications can provide reference value, or test in practical application in itself by liquid crystal display TCON plates
Liquid crystal display TCON plates relevant parameter determines.It is as far as possible short to ensure the available machine time, design the 3rd design margin time t32Should not mistake
Length should be with t31The same time order of magnitude and generally less than t should be in31。
A kind of timing diagram of V-BY-ONE signal systems as shown in Figure 1, it is as follows：
(1) TV SKD voltage VDD_1 and image enhancement module voltage are opened in the standby module control of TV SKD
VDD_2。
(2) time delay t1Afterwards, the Digital Interface Standard signal VBO_1 of TV SKD output first order image information transmission.
(3) time delay t2Afterwards, TV SKD opens liquid crystal display TCON plate voltages VDD_TCON.
(4) time delay t3Afterwards, image enhancement module provides the Digital Interface Standard signal VBO_ of second level image information transmission
2, then liquid crystal display TCON plates start image information transmission Digital Interface Standard semaphore lock.
Finally, liquid crystal display correctly shows image.
Above specific embodiment is described in detail to essence of the invention, but can not be to protection scope of the present invention
Limited, it should be apparent that, under enlightenment of the invention, the art those of ordinary skill can also carry out many improvement
And modification, it should be noted that these are improved and modification all falls within claims of the invention.
Claims (4)
1. a kind of sequential control method of two-stage V-BY-ONE signal systems, it is characterised in that it includes：
Step 1, by the V-BY-ONE systems being made up of TV SKD, image enhancement module and liquid crystal display TCON plates be divided into by
TV SKD and image enhancement module composition the first order image information transmission Digital Interface Standard system and by image
The Digital Interface Standard system of the second level image information transmission of enhancing module and liquid crystal display TCON plates composition, controls first successively
The sequential of the Digital Interface Standard system of level image information transmission and the Digital Interface Standard system of second level image information transmission；
Step 2, by the standby module in TV SKD control on SOC module and image enhancement module electricity；
Step 3, by very first time t1Afterwards, when system mode stabilization, send what first order image information was transmitted by TV SKD
Digital Interface Standard signal；
Step 4, by the second time t2The Digital Interface Standard of image enhancement module locking first order image information transmission is believed afterwards
Number, the Digital Interface Standard transmission state signal stabilization of first order image information transmission,
Controlled to electricity on liquid crystal display TCON plates by SOC module；
Step 5, by the 3rd time t3Afterwards, when liquid crystal display TCON board status stabilization, image enhancement module sends second level image letter
Cease the Digital Interface Standard signal of transmission, the Digital Interface Standard letter of liquid crystal display TCON plates locking second level image information transmission
Number, image is shown finally by liquid crystal display.
2. the sequential control method of two-stage V-BY-ONE signal systems according to claim 1, it is characterised in that described first
Time t1Including the 4th time t11With the first design margin time t12, the 4th time t11For electricity is initial on TV SKD
Change time or image enhancement module power-up initializing time.
3. the sequential control method of two-stage V-BY-ONE signal systems according to claim 1, it is characterised in that described second
Time t2Including the 5th time t21With the second design margin time t22, the 5th time t21For first order image information is transmitted
Digital Interface Standard signal data clock recover and data form prover time.
4. the sequential control method of two-stage V-BY-ONE signal systems according to claim 1, it is characterised in that the described 3rd
Time t3Including liquid crystal display TCON plate power-up initializing times t31With the 3rd design margin time t32。
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201510059528.0A CN104683714B (en) | 2015-02-04 | 2015-02-04 | A kind of sequential control method of two-stage V BY ONE signal systems |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201510059528.0A CN104683714B (en) | 2015-02-04 | 2015-02-04 | A kind of sequential control method of two-stage V BY ONE signal systems |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN104683714A CN104683714A (en) | 2015-06-03 |
| CN104683714B true CN104683714B (en) | 2017-06-23 |
Family
ID=53318214
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201510059528.0A Active CN104683714B (en) | 2015-02-04 | 2015-02-04 | A kind of sequential control method of two-stage V BY ONE signal systems |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN104683714B (en) |
Families Citing this family (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN105931593B (en) * | 2016-06-30 | 2019-03-19 | 深圳市华星光电技术有限公司 | The display device of circuit structure with the more receiving ends VBO |
| CN106507013B (en) * | 2016-10-26 | 2019-04-30 | 青岛海信电器股份有限公司 | Control method, device and the display terminal of VBO signal transmission |
| CN107071568B (en) * | 2017-04-10 | 2019-12-17 | 青岛海信电器股份有限公司 | transmitter and state control method |
| CN108269543B (en) * | 2018-01-17 | 2021-04-02 | Tcl华星光电技术有限公司 | Time schedule controller and display panel |
| CN109410861B (en) * | 2018-11-23 | 2021-06-04 | 惠科股份有限公司 | Driver and display device |
| CN110459188A (en) * | 2019-08-16 | 2019-11-15 | 四川长虹电器股份有限公司 | The processing method of LCD TV TCON timing control signal |
| CN111107410B (en) * | 2019-12-30 | 2021-05-07 | Tcl华星光电技术有限公司 | VBO signal processing method and device for saving hardware resources and terminal |
| CN113691786A (en) * | 2020-05-18 | 2021-11-23 | 青岛海信激光显示股份有限公司 | Laser projection system and starting method thereof |
Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR20080079827A (en) * | 2007-02-28 | 2008-09-02 | 엘지디스플레이 주식회사 | Driving circuit unit for lcd |
| CN101630489A (en) * | 2009-08-03 | 2010-01-20 | 深圳创维－Rgb电子有限公司 | Power supply circuit of liquid crystal display |
| CN201936585U (en) * | 2011-01-04 | 2011-08-17 | 深圳创维－Rgb电子有限公司 | Electrifying processing device for liquid crystal display |
| CN102737602A (en) * | 2012-06-26 | 2012-10-17 | 青岛海信电器股份有限公司 | Liquid crystal display device and display control method |
| CN103198807A (en) * | 2013-04-12 | 2013-07-10 | 深圳市华星光电技术有限公司 | Display signal processing system and circuit board and liquid crystal display device |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US8964118B2 (en) * | 2013-04-12 | 2015-02-24 | Shenzhen China Star Optoelectronics Technology Co., Ltd. | Display signal processing system, circuit board, and liquid crystal display |
-
2015
- 2015-02-04 CN CN201510059528.0A patent/CN104683714B/en active Active
Patent Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR20080079827A (en) * | 2007-02-28 | 2008-09-02 | 엘지디스플레이 주식회사 | Driving circuit unit for lcd |
| CN101630489A (en) * | 2009-08-03 | 2010-01-20 | 深圳创维－Rgb电子有限公司 | Power supply circuit of liquid crystal display |
| CN201936585U (en) * | 2011-01-04 | 2011-08-17 | 深圳创维－Rgb电子有限公司 | Electrifying processing device for liquid crystal display |
| CN102737602A (en) * | 2012-06-26 | 2012-10-17 | 青岛海信电器股份有限公司 | Liquid crystal display device and display control method |
| CN103198807A (en) * | 2013-04-12 | 2013-07-10 | 深圳市华星光电技术有限公司 | Display signal processing system and circuit board and liquid crystal display device |
Also Published As
| Publication number | Publication date |
|---|---|
| CN104683714A (en) | 2015-06-03 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN104683714B (en) | A kind of sequential control method of two-stage V BY ONE signal systems | |
| US7324458B2 (en) | Physical layer loopback | |
| KR100891122B1 (en) | Circuit for timing-Controller reset | |
| CN102591826B (en) | Method and system for detecting and asserting bus speed condition in a USB isolating device | |
| CN107153629B (en) | Display data channel snooping scheme for retimer | |
| US9785184B2 (en) | Maintaining synchronization during vertical blanking | |
| KR101323055B1 (en) | METHOD AND APPARATUS FOR RECOVERING A PIXEL CLOCK BASED INTERNL DISPLAYPORT(iDP) INTERFACE AND DISPLAY DEVICE USING THE SAME | |
| CN106960646A (en) | A kind of Mask Failure detection method and device | |
| CN105611286B (en) | A kind of video frequency processing chip functional verification apparatus and method | |
| US7995695B2 (en) | Data alignment method for arbitrary input with programmable content deskewing info | |
| CN102377991A (en) | System for transmitting and receiving digital video signals for lvds links | |
| TW201106669A (en) | Interface method for data TX/RX system using data stream | |
| CN201042053Y (en) | Hot swap processing circuit for HDMI signal receiver | |
| CN105719587A (en) | Liquid crystal display panel detecting system and method | |
| CN105280151B (en) | Gamma correction buffer circuit and anti-interference method for Gamma correction buffer circuit | |
| CN106412379A (en) | Control method and device for realizing frequency synchronization and liquid crystal display television | |
| CN105279055A (en) | HPD regulating circuit | |
| CN109286839B (en) | eDP interface driving method and FPGA main control chip | |
| KR20130104932A (en) | A source driver for display device insensitive to power noise | |
| CN107610664B (en) | A kind of circuit board and display | |
| US11023023B2 (en) | Start-and-stop detecting apparatus and method for I3C bus | |
| US10977206B2 (en) | Data communication device and method for data communication | |
| US20140173313A1 (en) | Link clock change during veritcal blanking | |
| US20090185628A1 (en) | Receiving circuit | |
| CN107197365A (en) | A kind of method and system of signal transmission |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |