CN104599717B - NAND Flash memory data storage method with error correction - Google Patents
NAND Flash memory data storage method with error correction Download PDFInfo
- Publication number
- CN104599717B CN104599717B CN201510039606.0A CN201510039606A CN104599717B CN 104599717 B CN104599717 B CN 104599717B CN 201510039606 A CN201510039606 A CN 201510039606A CN 104599717 B CN104599717 B CN 104599717B
- Authority
- CN
- China
- Prior art keywords
- user data
- area
- read
- error correction
- ecc
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Landscapes
- Techniques For Improving Reliability Of Storages (AREA)
- Detection And Correction Of Errors (AREA)
Abstract
The present invention provides a kind of NAND Flash memory data storage method with error correction, and its ECC control register includes：Byte enable bit is managed, for controlling whether to carry out error correction to the management byte regions；Left sector data enable bit, for controlling whether to carry out correction process to a sector in the user data area；Right sector data enable bit, for controlling whether to carry out correction process to another sector in the user data area；Error checking enable bit, for controlling whether to carry out correction process to the error checking area；Manage byte length control bit, the length for configuration management byte；The user data area includes first user data area and at least one second user data field, the error checking area includes a first error checking area and at least one second error checking area, and the first error checking area is used to being combined and carrying out verification Error Correction of Coding its corresponding first user data area and management byte regions.The present invention improves the read or write speed to flash data, and ensure that reading writing information accuracy and hardware utilization height.
Description
Technical field
The present invention relates to a kind of NAND Flash memory data storage method, and in particular to a kind of flash data storage with error correction
Method.
Background technology
Existing nandflash internal memories are made up of some physical blocks, as shown in figure 1, physical block includes several Physical Page, thing
Manage page include management byte regions, several user data areas being made up of at least two sectors and several respectively with the user
The one-to-one error checking area in data field（ECC）, each error checking area（ECC）For verifying simultaneously its responsible user of error correction
The error code of data field, the management byte regions are used for establishing between logical page (LPAGE) and Physical Page or establishing logical block and physics
Corresponding relation between block.
Management reason byte：Several bytes that usually storage control producer defines according to the management algorithm of oneself, in reality
Need individually to read this partial data for establishing between logical page (LPAGE) and Physical Page or establishing logical block and physics in the application of border
Corresponding relation and the other customer management informations of offer between block.
1k user data:Include the data of two sectors of user data.
LBA:Logical block address, logical block address correspond to one sector of user (512 bytes)
Data, it is with a sector that PC main sides communicate with storage type equipment（512 bytes）It is written and read for unit.
ECC:Error correction code, error checking（Code）.Cause it in nandflash physical characteristics
The mistake of certain probability can occur during reading and writing data, it is necessary to have a mechanism of corresponding error checking and correction (ECC), so depositing
Store up controller typically all offer ECC to be used for the detection of user data and correct Nandflash ECC, common algorithm has BCH
And Hamming code；
When user only needs the data of previous sector or the latter sector in 1k user data, if the number by whole 1k
According to being all loaded into storage control caching, the storage control caching that is bound to needs the capacity of one sector-size of more increases;Separately
It is outer only to need to carry out error correction to a sector originally, if all carrying out error correction to whole 1k user data, necessarily reduce
To nandflash reading rate.Therefore the read or write speed to nandflash storage devices how is improved, turns into this area skill
The direction that art personnel make great efforts.
The content of the invention
It is an object of the present invention to provide a kind of NAND Flash memory data storage method with error correction, the method increase pair
The read or write speed of nandflash storage devices, and ensure that reading writing information accuracy and hardware utilization height.
To reach above-mentioned purpose, the technical solution adopted by the present invention is：It is a kind of to be applied to the fast of nandflash storage devices
Fast reading write method, the nandflash memories are made up of some physical blocks, and physical block includes several Physical Page, Physical Page
Including management byte regions, several user data areas being made up of left and right two sectors and several respectively with the number of users
There is the error checking area of error correction correspondingly according to area（ECC）, each error checking area（ECC）For verifying simultaneously error correction
Error code in its responsible user data area, the management byte regions are used for establishing the corresponding pass between logical page (LPAGE) and Physical Page
The corresponding relation for being or establishing between logical block and physical block；
Also include one group of ECC control register to be used to control management byte regions, user data area and error checking area respectively
Whether system carries out error correction, and this ECC control register includes：
Byte enable bit is managed, for controlling whether to carry out error correction to the management byte regions；
Left sector data enable bit, for controlling whether to carry out correction process to a sector in the user data area；
Right sector data enable bit, for controlling whether to carry out at error correction another sector in the user data area
Reason；
Error checking enable bit, for controlling whether to the error checking area（ECC）Carry out correction process；
Byte length control bit is managed, for the length of configuration management byte, so as to control the area to being enabled in Physical Page
Domain carries out error correction, and the region to being closed in Physical Page is without error correction；
The user data area includes first user data area and at least one second user data field, the mistake
Check field（ECC）Including a first error checking area（ECC）With at least one second error checking area（ECC）, described first
Error checking area（ECC）Carry out verifying error correction volume for its corresponding first user data area and management byte regions to be combined
Code；
When carrying out read operation to nandflash：When logically reading left sector in user data area, then ECC is enabled
Left sector data enable bit in control register, if left sector is located in the first user data area, configuration ECC control deposits
It is effective that byte length control bit is managed in device（Length is 8）, send read command and look into customer management information reading BCH module decodings
Mistake, but be not added with being downloaded in controller cache, left sector data is read into the decoding debugging of BCH modules, and be loaded into controller cache
Middle carry out error correction, then right wing area is read into the decoding debugging of BCH modules, but be not added with being downloaded in controller cache, otherwise, send and read life
Left sector data is read the decoding debugging of BCH modules by order, and is loaded into controller cache and is carried out error correction, then right wing area is read
BCH modules decode debugging, but are not added with being downloaded in the caching of controller；
When logically reading right wing area in user data area, then enable right sector data in ECC control registers and enable
Position, if right wing area is located in the first user data area, it is effective to configure management byte length control bit in ECC control registers
（Length is 8）, send read command and customer management information and left sector data read in into the decoding debugging of BCH modules, but be not added with being downloaded to
In controller cache, right sector data is read into the decoding debugging of BCH modules, and is loaded into controller cache and carries out error correction, it is no
Then, send read command and the decoding debugging of BCH modules is read into left sector, but be not added with being downloaded in the caching of controller, by sector data
The decoding debugging of BCH modules is read, and is loaded into controller cache and carries out error correction；
When logically reading a user data area being made up of left and right two sectors, then ECC control registers are enabled
Middle left and right sector data enable bit, if user data area is the first user data area, configure ECC control register middle pipes
It is effective to manage byte length control bit（Length is 8）, send read command and customer management information is read in into the decoding debugging of BCH modules, but
It is not added with being downloaded in controller cache, user data area data is read into the decoding debugging of BCH modules, and be loaded into controller cache
Error correction is carried out, otherwise, read command is sent and user data area data is read into the decoding debugging of BCH modules, and be loaded into controller and delay
Deposit middle carry out error correction.
Further improvement project in above-mentioned technical proposal is as follows：
In such scheme, the customer management information section length is 8 bytes, including the management byte of 4 bytes and 4
The CRC check code of byte.
Because above-mentioned technical proposal is used, the present invention has following advantages and effect compared with prior art：
The present invention has the NAND Flash memory data storage method of error correction, and its hardware provides one in ECC control registers
Mechanism is gone enabled or closes whether relevant region data needs error correction, if so we only need to read previous sector data
To storage control cache in when, we can only enable left sector data region, allow whole 1k data+BCH code need by
ECC passages carry out debugging, but only need to read to carry out error correction during left sector data caches to storage control；Based on same above
Reason, we may only need to read right sector data into storage control caching, and store in actual read data
The capacity that controller cache can only just provide a sector can use（The data read more can override useful data above）, because
This, we can configure ECC control registers when only needing to read during the latter sector data caches to storage control,
Only enabled right wing area data area, whole 1k data+BCH code is subjected to debugging by ECC passages, but read-only right sector data arrives
Error correction is carried out in storage control caching；The read or write speed to nandflash storage devices is improved again.
Brief description of the drawings
Accompanying drawing 1 is prior art nandflash memory construction schematic diagrames；
Accompanying drawing 2 is nandflash memory constructions schematic diagram of the present invention；
Accompanying drawing 3 is present invention management byte read operation flow chart；
Accompanying drawing 4 is ECC control registers structural representation of the present invention；
Accompanying drawing 5 is user data read operation flow chart of the present invention；
Accompanying drawing 6 is user data write operation flow chart of the present invention.
Embodiment
Below in conjunction with the accompanying drawings and embodiment the invention will be further described：
Embodiment：A kind of NAND Flash memory data storage method with error correction, if the nandflash memories are by dry
Block composition is managed, physical block include several Physical Page, and Physical Page includes managing byte regions, several are by left and right two set of sectors
Into user data area and several respectively with the user data area correspondingly have error correction error checking area
（ECC）, each error checking area（ECC）For verifying error code in simultaneously its responsible user data area of error correction, the management
Byte regions are used for the corresponding relation established between logical page (LPAGE) and Physical Page or the corresponding pass established between logical block and physical block
System；
Also include one group of ECC control register to be used to control management byte regions, user data area and error checking area respectively
Whether system carries out error correction, and this ECC control register includes：
Byte enable bit is managed, for controlling whether to carry out error correction to the management byte regions；
Left sector data enable bit, for controlling whether to carry out correction process to a sector in the user data area；
Right sector data enable bit, for controlling whether to carry out at error correction another sector in the user data area
Reason；
Error checking enable bit, for controlling whether to the error checking area（ECC）Carry out correction process；
Byte length control bit is managed, for the length of configuration management byte, so as to control the area to being enabled in Physical Page
Domain carries out error correction, and the region to being closed in Physical Page is without error correction；
The user data area includes first user data area and at least one second user data field, the mistake
Check field（ECC）Including a first error checking area（ECC）With at least one second error checking area（ECC）, described first
Error checking area（ECC）Carry out verifying error correction volume for its corresponding first user data area and management byte regions to be combined
Code；
When carrying out read operation to nandflash：When logically reading left sector in user data area, then ECC is enabled
Left sector data enable bit in control register, if left sector is located in the first user data area, configuration ECC control deposits
It is effective that byte length control bit is managed in device（Length is 8）, send read command and look into customer management information reading BCH module decodings
Mistake, but be not added with being downloaded in controller cache, left sector data is read into the decoding debugging of BCH modules, and be loaded into controller cache
Middle carry out error correction, then right wing area is read into the decoding debugging of BCH modules, but be not added with being downloaded in controller cache, otherwise, send and read life
Left sector data is read the decoding debugging of BCH modules by order, and is loaded into controller cache and is carried out error correction, then right wing area is read
BCH modules decode debugging, but are not added with being downloaded in the caching of controller；
When logically reading right wing area in user data area, then enable right sector data in ECC control registers and enable
Position, if right wing area is located in the first user data area, it is effective to configure management byte length control bit in ECC control registers
（Length is 8）, send read command and customer management information and left sector data read in into the decoding debugging of BCH modules, but be not added with being downloaded to
In controller cache, right sector data is read into the decoding debugging of BCH modules, and is loaded into controller cache and carries out error correction, it is no
Then, send read command and the decoding debugging of BCH modules is read into left sector, but be not added with being downloaded in the caching of controller, by sector data
The decoding debugging of BCH modules is read, and is loaded into controller cache and carries out error correction；
When logically reading a user data area being made up of left and right two sectors, then ECC control registers are enabled
Middle left and right sector data enable bit, if user data area is the first user data area, configure ECC control register middle pipes
It is effective to manage byte length control bit（Length is 8）, send read command and customer management information is read in into the decoding debugging of BCH modules, but
It is not added with being downloaded in controller cache, user data area data is read into the decoding debugging of BCH modules, and be loaded into controller cache
Error correction is carried out, otherwise, read command is sent and user data area data is read into the decoding debugging of BCH modules, and be loaded into controller and delay
Deposit middle carry out error correction；
When carrying out write operation to nandflash：When writing data in the first user data area, by customer management information
With the data of the first user data area to be written coding generation BCH code is carried out through BCH modules, then by customer management information, to be written
Enter the data of the first user data area and BCH code is respectively written into customer management information area, the first user data area and the first mistake
Check field（ECC）；
When writing data in second user data field, then management byte length control bit is invalid, then is written into second
The data of user data area through BCH modules carry out coding generation BCH code, then be written into second user data field data and
BCH code is respectively written into second user data field and the second error checking area（ECC）.
Above-mentioned Physical Page includes 4 user data areas, 4 error checking areas（ECC）, above-mentioned user management byte is 4
Byte, CRC check code length are 4 bytes.
The above is further described below.
One debugging error correction algorithm can be used individually to management byte：
From the point of view of actual analysis and the situation of test, these words of most nandflash most Physical Page
Saving all does not have mistake, and only only a few Physical Page is wrong.We are only determined with no mistake only with a simple debugging algorithm,
As wrong, then using byte and 1k data below will be managed as an entirety, using the progress error correction of original ECC module,
As quite right, system just directly obtains management byte data.
User only needs to read the data of a sector
Each the minimum read/write unit data actually deposited are divided into 4 regions by us, as shown in table 1：
Table 1
| Customer management information | Left sector（512 bytes）Data | Right wing area（512 bytes）Data | CRC Code |
With reference to the hardware of correlation, each region is individually controlled and want to carry out error correction, in addition management every time
The length of byte is configurable, and error correction is only carried out to enabled region so as to control, and to the region of closing without
Error correction.
The related hardware mechanisms of present invention design, correlation function is realized in conjunction with software algorithm.Using a length as 8
The management information of byte, exemplified by a practical application of BCH error correction algorithms, carry out specification in detailed below.
1. ECC control register are as shown in Figure 4.
Ctrl_MIEn, Ctrl_LeftEn, Ctrl_RightEn and ECC_En:These control bits are used to control related area
Want error correction in domain.The storage order of our data is 8 bytes（Management information）+ left sector（512 bytes）Data+right wing
Area（512 bytes）+ BCHCode, according to the design needs of system, enable corresponding control bit（It is arranged to " 1 "）Represent phase
The partial data answered needs error correction, closes corresponding control bit（It is arranged to " 0 "）Represent that corresponding partial data does not need error correction.
MI[3:0]:The length of selection management byte, as shown in table 2：
Table 2
Processing to management byte read-write：
Management information length is the user management byte of 4 bytes and the CRC check code of 4 bytes, altogether 8 bytes.
The user management byte of 4 bytes is used for the corresponding relation for establishing virtual logical page and actual physics page, and other users are certainly
Management information of definition etc..Whether the management byte that the CRC check of 4 bytes is only intended to detect 4 bytes is wrong, and nothing is entangled
Wrong function, therefore algorithm is simple, speed is fast, and cost is low.As CRC judge it is wrong, then using byte and 1k numbers below will be managed
According to as an entirety, error correction is carried out using original ECC module, such as quite right, system just directly obtains management byte data.
Processing to only reading left sector in 1K data：
In the actual read-write operation to data, for requiring the nandflash to the progress error correction of 1K data, because we
All data are all to be written to using 1K+BCHCode as an entirety in nandflash, therefore when we read data,
It must be read out this 1K+BCHCode as an entirety.But we may only need to read in actual read data
During previous sector data caches to storage control, and storage control caching the capacity of one sector can only be just provided can
With（The data read more can override useful data below）, therefore, we do individual with reference to the related support module of ECC hardware
Especially processing；
Hardware provides a mechanism in ECC control registers and goes whether enabled or closing relevant region data needs to entangle
Mistake, if so when we only need to read during previous sector data caches to storage control, we can be only enabled left
Sector data region, allow whole 1k data+BCH code to need to carry out debugging by ECC passages, but only need to read left sector data to arrive
Error correction is carried out in storage control caching.
Processing to only reading right wing area in 1K data：
Based on the reason for same above, we may only need to read right sector data to depositing in actual read data
Store up in controller cache, and storage control caching can only just provide the capacity of a sector and can use（The data meeting read more
Override useful data above）, therefore, we are only needing to read the latter sector data into storage control caching
When, ECC control registers can be configured, only enabled right wing area data area, whole 1k data+BCH code is passed through into ECC passages
Debugging is carried out, but read-only right sector data carries out error correction into storage control caching.
The above embodiments merely illustrate the technical concept and features of the present invention, and its object is to allow person skilled in the art
Scholar can understand present disclosure and implement according to this, and it is not intended to limit the scope of the present invention.It is all according to the present invention
The equivalent change or modification that Spirit Essence is made, it should all be included within the scope of the present invention.
Claims (1)
1. a kind of NAND Flash memory data storage method with error correction, the flash memory are made up of some physical blocks, physical block includes
Several Physical Page, Physical Page include management byte regions, several user data areas being made up of left and right two sectors and some
The individual error checking area ECC, each error checking area ECC correspondingly with the user data area respectively with error correction
For verifying error code in simultaneously its responsible user data area of error correction, the management byte regions are used for establishing logical page (LPAGE) and physics
Corresponding relation or the corresponding relation established between logical block and physical block between page；It is characterized in that：
Also include one group of ECC control register is for controlling respectively management byte regions, user data area and error checking area
No carry out error correction, this ECC control register include：
Byte enable bit is managed, for controlling whether to carry out error correction to the management byte regions；
Left sector data enable bit, for controlling whether to carry out correction process to a sector in the user data area；
Right sector data enable bit, for controlling whether to carry out correction process to another sector in the user data area；
Error checking enable bit, for controlling whether to carry out correction process to the error checking area ECC；
Byte length control bit is managed, for the length of configuration management byte, the region enabled in Physical Page is entered so as to control
Row error correction, and the region to being closed in Physical Page is without error correction；
The user data area includes first user data area and at least one second user data field, the error checking
Area ECC includes a first error checking area ECC and at least one second error checking area ECC, the first error checking area
ECC is used to being combined and carrying out verification Error Correction of Coding its corresponding first user data area and management byte regions；
When carrying out read operation to nandflash：When logically reading left sector in user data area, then ECC controls are enabled
Left sector data enable bit in register, if left sector is located in the first user data area, configure in ECC control registers
It is effective to manage byte length control bit, length 8, sends read command and customer management information is read in into the decoding debugging of BCH modules, but
It is not added with being downloaded in controller cache, left sector data is read into the decoding debugging of BCH modules, and be loaded into controller cache and carry out
Error correction, then right wing area is read into the decoding debugging of BCH modules, but be not added with being downloaded in controller cache, otherwise, read command is sent by a left side
Sector data reads the decoding debugging of BCH modules, and is loaded into controller cache and carries out error correction, then right wing area is read into BCH moulds
Block decodes debugging, but is not added with being downloaded in the caching of controller；
When logically reading right wing area in user data area, then right sector data enable bit in ECC control registers is enabled, such as
Fruit right wing area is located in the first user data area, then management byte length control bit is effective in configuration ECC control registers, length
For 8, send read command and customer management information and left sector data are read in into the decoding debugging of BCH modules, but be not added with being downloaded to controller
In caching, right sector data is read into the decoding debugging of BCH modules, and is loaded into controller cache and carries out error correction, otherwise, is sent
The decoding debugging of BCH modules is read in left sector by read command, but is not added with being downloaded in the caching of controller, and sector data is read into BCH
Module decodes debugging, and is loaded into controller cache and carries out error correction；
When logically reading a user data area being made up of left and right two sectors, then enable in ECC control registers
Left and right sector data enable bit, if user data area is the first user data area, configures and managed in ECC control registers
Byte length control bit is effective, length 8, sends read command and customer management information is read in into the decoding debugging of BCH modules, but be not added with
It is downloaded in controller cache, user data area data is read into the decoding debugging of BCH modules, and be loaded into controller cache and carry out
Error correction, otherwise, send read command and user data area data are read into the decoding debugging of BCH modules, and be loaded into controller cache
Carry out error correction；
The customer management information section length is 8 bytes, includes the CRC check of the management byte and 4 bytes of 4 bytes
Code.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201510039606.0A CN104599717B (en) | 2012-12-31 | 2012-12-31 | NAND Flash memory data storage method with error correction |
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201510039606.0A CN104599717B (en) | 2012-12-31 | 2012-12-31 | NAND Flash memory data storage method with error correction |
| CN201210591544.0A CN103064640B (en) | 2012-12-31 | 2012-12-31 | Be applied to the rapid read-write method of nandflash memory device |
Related Parent Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201210591544.0A Division CN103064640B (en) | 2012-12-31 | 2012-12-31 | Be applied to the rapid read-write method of nandflash memory device |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN104599717A CN104599717A (en) | 2015-05-06 |
| CN104599717B true CN104599717B (en) | 2017-11-24 |
Family
ID=53125432
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201510039606.0A Active CN104599717B (en) | 2012-12-31 | 2012-12-31 | NAND Flash memory data storage method with error correction |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN104599717B (en) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN116974813B (en) * | 2023-09-25 | 2024-04-19 | 南方电网数字电网研究院有限公司 | Register data management method and device, register module and computer equipment |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101853212A (en) * | 2009-03-30 | 2010-10-06 | 芯邦科技（深圳）有限公司 | Data write-in method, data read method and data storage |
| CN102541677A (en) * | 2011-12-29 | 2012-07-04 | 苏州国芯科技有限公司 | Implementation method for increasing comparison table loading speed of nandflash storage device |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US8065583B2 (en) * | 2007-07-06 | 2011-11-22 | Micron Technology, Inc. | Data storage with an outer block code and a stream-based inner code |
| KR101623119B1 (en) * | 2010-02-01 | 2016-05-20 | 삼성전자주식회사 | Error control method of solid state drive |
-
2012
- 2012-12-31 CN CN201510039606.0A patent/CN104599717B/en active Active
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101853212A (en) * | 2009-03-30 | 2010-10-06 | 芯邦科技（深圳）有限公司 | Data write-in method, data read method and data storage |
| CN102541677A (en) * | 2011-12-29 | 2012-07-04 | 苏州国芯科技有限公司 | Implementation method for increasing comparison table loading speed of nandflash storage device |
Also Published As
| Publication number | Publication date |
|---|---|
| CN104599717A (en) | 2015-05-06 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US10365832B2 (en) | Two-level system main memory | |
| US9798472B1 (en) | Extent level cache destaging | |
| CN104731523B (en) | The method and its controller of coordinated management in non-volatile hierarchical stor | |
| US9785575B2 (en) | Optimizing thin provisioning in a data storage system through selective use of multiple grain sizes | |
| US9569118B2 (en) | Promoting consistent response times in a data storage system having multiple data retrieval mechanisms | |
| US8275933B2 (en) | Apparatus, system, and method for managing physical regions in a solid-state storage device | |
| US9262316B2 (en) | Recording dwell time in a non-volatile memory system | |
| US8972776B2 (en) | Partial R-block recycling | |
| US9990279B2 (en) | Page-level health equalization | |
| EP3776163A1 (en) | Specifying media type in write commands | |
| CN105786411A (en) | Method of operating a non-volatile memory device | |
| CN103577275B (en) | A kind of method, apparatus and system of data check | |
| TW201303587A (en) | Meta data handling within a flash media controller | |
| TWI773858B (en) | Utilizing write stream attributes in storage write commands | |
| US9390003B2 (en) | Retirement of physical memory based on dwell time | |
| KR102377365B1 (en) | Host-based flash memory maintenance technology | |
| CN106372004A (en) | Programmable protocol independent bar memory for SSD controller | |
| CN104598169B (en) | High reliability data read method for flash memory | |
| CN108351833A (en) | For the compressed code metadata encrypted technology of device for storage | |
| CN103995785B (en) | Information processing method and system | |
| KR20210092844A (en) | Host-Resident Transformation Layer Validation Techniques | |
| CN103744744B (en) | The data verification method of data memory device and volatile memory | |
| CN104599717B (en) | NAND Flash memory data storage method with error correction | |
| CN103064640B (en) | Be applied to the rapid read-write method of nandflash memory device | |
| CN109933467A (en) | Storage system and its operating method |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant | ||
| CP01 | Change in the name or title of a patent holder |
Address after: Room C2031, Suzhou Pioneer Park, 209 Zhuyuan Road, Suzhou High-tech Zone, Jiangsu Province Patentee after: Suzhou Guoxin Technology Co., Ltd. Address before: Room C2031, Suzhou Pioneer Park, 209 Zhuyuan Road, Suzhou High-tech Zone, Jiangsu Province Patentee before: C*Core Technology (Suzhou) Co., Ltd. |
|
| CP01 | Change in the name or title of a patent holder |