CN104599717A - Flash memory data storage method with error correction function - Google Patents
Flash memory data storage method with error correction function Download PDFInfo
- Publication number
- CN104599717A CN104599717A CN201510039606.0A CN201510039606A CN104599717A CN 104599717 A CN104599717 A CN 104599717A CN 201510039606 A CN201510039606 A CN 201510039606A CN 104599717 A CN104599717 A CN 104599717A
- Authority
- CN
- China
- Prior art keywords
- user data
- error correction
- read
- ecc
- error
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Techniques For Improving Reliability Of Storages (AREA)
- Detection And Correction Of Errors (AREA)
Abstract
The invention provides a flash memory data storage method with an error correction function. An ECC control register comprises a management byte enable bit, a left sector data enable bit, a right sector data enable bit, an error checkout enable bit and a management byte length control bit, wherein the management byte enable bit is used for controlling whether a management byte sector is subjected to error correction or not; the left sector data enable bit is used for controlling whether one sector in a user data area is subjected to error correction or not; the right sector data enable bit is used for controlling whether the other sector in the user data area is subjected to error correction; the error checkout enable bit is used for controlling whether an error checkout area is subjected to error correction; the management byte length control bit is used for configuring the length of a management byte; the user data area comprises a first user data area and at least one second user data area; the error checkout area comprises a first error checkout area and at least one second error checkout area; the first error checkout area is used for merging the corresponding first user data area and the management byte area to perform checkout error collection coding. According to the flash memory data storage method, the reading-writing speed of flash memory data is improved, the accuracy of reading or writing information is ensured, and the hardware utilization rate is high.
Description
Technical field
The present invention relates to a kind of NAND Flash memory data storage method, be specifically related to a kind of NAND Flash memory data storage method with error correction.
Background technology
Existing nandflash internal memory is made up of some physical blocks, as shown in Figure 1, physical block comprises several Physical Page, Physical Page comprise management byte regions, several user data areas be made up of at least two sectors and several respectively with the district of error-checking one to one, described user data area (ECC), each error-checking district (ECC) is for verifying and the error code of its user data area of being responsible for of error correction, and described management byte regions is used for setting up between logical page (LPAGE) and Physical Page or the corresponding relation set up between logical block and physical block.
Management reason byte: be generally memory controller producer according to several bytes of the management algorithm definition of oneself, needs to read separately this part data in actual applications and is used for setting up between logical page (LPAGE) and Physical Page or the corresponding relation set up between logical block and physical block and provide other customer management information.
1k user data: the data comprising user data two sectors.
LBA:logical block address, LBA (Logical Block Addressing) corresponds to the data of user sector (512 bytes), PC main side and storage class devices communicating with a sector (512 bytes) for unit reads and writes.
ECC:error correction code, error-checking (code).Nandflash physical characteristics makes the mistake that certain probability can occur in its reading and writing data process, need a mechanism of corresponding error checking and correction (ECC), so memory controller generally all provides the detection of ECC for user data and correction. the ECC of Nandflash, common algorithm has BCH and Hamming code;
When user only need previous sector in 1k user data or after the data of a sector, if be all loaded in memory controller buffer memory by the data of whole 1k, the capacity increasing a sector-size certainly will be needed by memory controller buffer memory more; Originally only need to carry out error correction to a sector in addition, if all carry out error correction to whole 1k user data, the read rate to nandflash must be reduced.Therefore how to improve the read or write speed to nandflash memory device, become the direction that those skilled in the art make great efforts.
Summary of the invention
The object of the invention is to provide a kind of NAND Flash memory data storage method with error correction, the method increases the read or write speed to nandflash memory device, and ensure that reading writing information accuracy and hardware utilization is high.
For achieving the above object, the technical solution used in the present invention is: a kind of rapid read-write method being applied to nandflash memory device, described nandflash storer is made up of some physical blocks, physical block comprises several Physical Page, Physical Page comprises management byte regions, several are by a left side, user data area and several of right two sectors composition have the error-checking district (ECC) of error correction respectively one to one with described user data area, each error-checking district (ECC) is for verifying error code in its user data area of being responsible for of also error correction, described management byte regions is used for the corresponding relation set up between logical page (LPAGE) and Physical Page or the corresponding relation set up between logical block and physical block,
Also comprise one group of ECC control register for controlling respectively whether to carry out error correction to management byte regions, user data area and error-checking district, this ECC control register comprises:
Management byte enable position, for controlling whether carry out error correction to described management byte regions;
Left sector data enable bit, for controlling whether carry out correction process to a sector in described user data area;
Data enable position, right wing district, for controlling whether carry out correction process to another sector in described user data area;
Error-checking enable bit, for controlling whether carry out correction process to described error-checking district (ECC);
Management byte length control bit, for the length of configuration management byte, thus controls to carry out error correction to region enable in Physical Page, and does not carry out error correction to the region closed in Physical Page;
Described user data area comprises a first user data field and at least one second user data area, described error-checking district (ECC) comprises a first error-checking district (ECC) and at least one the second error-checking district (ECC), and described first error-checking district (ECC) carries out verification Error Correction of Coding for being combined in its corresponding first user data field and management byte regions;
When carrying out read operation to nandflash: when logically reading Zhong Zuo sector, user data area, then left sector data enable bit in enable ECC control register, if left sector is positioned at first user data field, then configure in ECC control register and manage byte length control bit effectively (length is 8), send read command and customer management information is read in BCH module decoding debugging, but be not loaded in controller cache, left sector data is read BCH module decoding debugging, and be loaded in controller cache and carry out error correction, again right wing district is read BCH module decoding debugging, but be not loaded in controller cache, otherwise, send read command and left sector data is read BCH module decoding debugging, and be loaded in controller cache and carry out error correction, again right wing district is read BCH module decoding debugging, but be not loaded in the buffer memory of controller,
When logically reading right wing district in user data area, then data enable position, right wing district in enable ECC control register, if right wing district is positioned at first user data field, then configure in ECC control register and manage byte length control bit effectively (length is 8), send read command and customer management information and left sector data are read in BCH module decoding debugging, but be not loaded in controller cache, right sector data is read BCH module decoding debugging, and be loaded in controller cache and carry out error correction, otherwise, send read command and left sector is read BCH module decoding debugging, but be not loaded in the buffer memory of controller, sector data is read BCH module decoding debugging, and be loaded in controller cache and carry out error correction,
When logically reading one by a left side, during the user data area that right two sectors form, then left in enable ECC control register, data enable position, right wing district, if user data area is first user data field, then configure in ECC control register and manage byte length control bit effectively (length is 8), send read command and customer management information is read in BCH module decoding debugging, but be not loaded in controller cache, user data area data are read BCH module decoding debugging, and be loaded in controller cache and carry out error correction, otherwise, send read command and user data area data are read BCH module decoding debugging, and be loaded in controller cache and carry out error correction.
Further improvement project in technique scheme is as follows:
In such scheme, described customer management information section length is 8 bytes, comprises the management byte of 4 bytes and the CRC check code of 4 bytes.
Because technique scheme is used, the present invention compared with prior art has following advantages and effect:
The present invention has the NAND Flash memory data storage method of error correction, its hardware provides a mechanism at ECC control register and goes enable or close relevant region data the need of error correction, if so when we only need to read in previous sector data to memory controller buffer memory, we can only enable left sector data region, allow whole 1k data+BCH code need to carry out debugging through ECC passage, but only need to read to carry out error correction in left sector data to memory controller buffer memory, based on reason same above, we are when actual read data, may only need to read right sector data in memory controller buffer memory, and memory controller buffer memory just can only provide the capacity of a sector can use (data read can override useful data above more), therefore, we are when only needing to read in a rear sector data to memory controller buffer memory, ECC control register can be configured, only data area, enable right wing district, whole 1k data+BCH code is carried out debugging through ECC passage, but carry out error correction in read-only right sector data to memory controller buffer memory, turn improve the read or write speed to nandflash memory device.
Accompanying drawing explanation
Accompanying drawing 1 is prior art nandflash memory construction schematic diagram;
Accompanying drawing 2 is nandflash memory construction schematic diagram of the present invention;
Accompanying drawing 3 manages byte read operation process flow diagram for the present invention;
Accompanying drawing 4 is ECC control register structural representation of the present invention;
Accompanying drawing 5 is user data read operation process flow diagram of the present invention;
Accompanying drawing 6 is user data write operation process flow diagram of the present invention.
Embodiment
Below in conjunction with drawings and Examples, the invention will be further described:
Embodiment: a kind of NAND Flash memory data storage method with error correction, described nandflash storer is made up of some physical blocks, physical block comprises several Physical Page, Physical Page comprises management byte regions, several are by a left side, user data area and several of right two sectors composition have the error-checking district (ECC) of error correction respectively one to one with described user data area, each error-checking district (ECC) is for verifying error code in its user data area of being responsible for of also error correction, described management byte regions is used for the corresponding relation set up between logical page (LPAGE) and Physical Page or the corresponding relation set up between logical block and physical block,
Also comprise one group of ECC control register for controlling respectively whether to carry out error correction to management byte regions, user data area and error-checking district, this ECC control register comprises:
Management byte enable position, for controlling whether carry out error correction to described management byte regions;
Left sector data enable bit, for controlling whether carry out correction process to a sector in described user data area;
Data enable position, right wing district, for controlling whether carry out correction process to another sector in described user data area;
Error-checking enable bit, for controlling whether carry out correction process to described error-checking district (ECC);
Management byte length control bit, for the length of configuration management byte, thus controls to carry out error correction to region enable in Physical Page, and does not carry out error correction to the region closed in Physical Page;
Described user data area comprises a first user data field and at least one second user data area, described error-checking district (ECC) comprises a first error-checking district (ECC) and at least one the second error-checking district (ECC), and described first error-checking district (ECC) carries out verification Error Correction of Coding for being combined in its corresponding first user data field and management byte regions;
When carrying out read operation to nandflash: when logically reading Zhong Zuo sector, user data area, then left sector data enable bit in enable ECC control register, if left sector is positioned at first user data field, then configure in ECC control register and manage byte length control bit effectively (length is 8), send read command and customer management information is read in BCH module decoding debugging, but be not loaded in controller cache, left sector data is read BCH module decoding debugging, and be loaded in controller cache and carry out error correction, again right wing district is read BCH module decoding debugging, but be not loaded in controller cache, otherwise, send read command and left sector data is read BCH module decoding debugging, and be loaded in controller cache and carry out error correction, again right wing district is read BCH module decoding debugging, but be not loaded in the buffer memory of controller,
When logically reading right wing district in user data area, then data enable position, right wing district in enable ECC control register, if right wing district is positioned at first user data field, then configure in ECC control register and manage byte length control bit effectively (length is 8), send read command and customer management information and left sector data are read in BCH module decoding debugging, but be not loaded in controller cache, right sector data is read BCH module decoding debugging, and be loaded in controller cache and carry out error correction, otherwise, send read command and left sector is read BCH module decoding debugging, but be not loaded in the buffer memory of controller, sector data is read BCH module decoding debugging, and be loaded in controller cache and carry out error correction,
When logically reading one by a left side, during the user data area that right two sectors form, then left in enable ECC control register, data enable position, right wing district, if user data area is first user data field, then configure in ECC control register and manage byte length control bit effectively (length is 8), send read command and customer management information is read in BCH module decoding debugging, but be not loaded in controller cache, user data area data are read BCH module decoding debugging, and be loaded in controller cache and carry out error correction, otherwise, send read command and user data area data are read BCH module decoding debugging, and be loaded in controller cache and carry out error correction,
When carrying out write operation to nandflash: when writing data in first user data field, the data of customer management information and first user data field to be written are carried out coding through BCH module and generates BCH code, then the data of customer management information, first user data field to be written and BCH code are write customer management information district, first user data field and the first error-checking district (ECC) respectively;
When writing data in the second user data area, then manage byte length control bit invalid, again the data of the second user data area to be written are carried out coding through BCH module and generate BCH code, then the data of the second user data area to be written and BCH code are write respectively the second user data area and the second error-checking district (ECC).
Above-mentioned Physical Page comprises 4 user data areas, 4 error-checking districts (ECC), and above-mentioned user management byte is 4 bytes, and CRC check code length is 4 bytes.
Foregoing is further described below.
A debugging error correction algorithm can be adopted separately to management byte:
From the situation of actual analysis and test, these bytes of most Physical Page of most nandflash all do not have mistake, only have only a few Physical Page wrong.We only adopt a simple debugging algorithm, are only determined with and do not have mistake, as wrong, then adopt by management byte and 1k data below integrally, utilize original ECC module to carry out error correction, as quite right, system just directly acquisition manage byte data.
User only needs the data reading a sector
Minimum for each depositing actual read-write unit data is divided into 4 regions by us, as shown in table 1:
Table 1
Customer management information | Left sector (512 bytes) data | Right wing district (512 bytes) data | CRC Code |
In conjunction with relevant hardware, make each region can control separately to want to carry out error correction, the length at every turn managing byte is in addition configurable, thus can control only to carry out error correction to enable region, and does not carry out error correction to the region closed.
The present invention designs relevant hardware mechanisms, then realizes correlation function in conjunction with software algorithm.With the management information that a length is 8 bytes, the practical application adopting BCH error correction algorithm is example, carries out following detailed design explanation.
1. ECC control register as shown in Figure 4.
Ctrl_MIEn, Ctrl_LeftEn, Ctrl_RightEn and ECC_En: these control bits want error correction for controlling relevant range.Our data to deposit order be 8 byte (management information)+left sectors (512 bytes) data+right wing district (512 bytes)+BCHCode, according to the design needs of system, enable corresponding control bit (being set to " 1 ") represents that corresponding partial data needs error correction, closes corresponding control bit (being set to " 0 ") and represents that corresponding partial data does not need error correction.
MI [3:0]: the length selecting management byte, as shown in table 2:
Table 2
Process to the read-write of management byte:
Management information length is the user management byte of 4 bytes and the CRC check code of 4 bytes, altogether 8 bytes.The user management byte of 4 bytes is for setting up the corresponding relation of virtual logical page and actual physics page, and other user-defined management information etc.Whether the CRC check of 4 bytes is just wrong for the management byte detecting 4 bytes, and without error correction, therefore algorithm is simple, and speed is fast, and cost is low.As CRC judges wrong, then adopt by management byte and 1k data below integrally, utilize original ECC module to carry out error correction, as quite right, system just directly acquisition manage byte data.
Process to only reading left sector in 1K data:
To in the actual read-write operation of data, for requiring nandflash 1K data being carried out to error correction, because our all data are all integrally be written in nandflash with 1K+BCHCode, therefore, when we read data, also this 1K+BCHCode integrally must be read.But we are when actual read data, may only need to read previous sector data in memory controller buffer memory, and memory controller buffer memory just can only provide the capacity of a sector can use (data read can override useful data below more), therefore, we do a special process in conjunction with the relevant support module of ECC hardware;
Hardware provides a mechanism at ECC control register and goes enable or close relevant region data the need of error correction, if so when we only need to read in previous sector data to memory controller buffer memory, we can only enable left sector data region, allow whole 1k data+BCH code need to carry out debugging through ECC passage, but only need to read to carry out error correction in left sector data to memory controller buffer memory.
Process to only reading right wing district in 1K data:
Based on reason same above, we are when actual read data, may only need to read right sector data in memory controller buffer memory, and memory controller buffer memory just can only provide the capacity of a sector can use (data read can override useful data above more), therefore, we are when only needing to read in a rear sector data to memory controller buffer memory, ECC control register can be configured, only data area, enable right wing district, whole 1k data+BCH code is carried out debugging through ECC passage, but carry out error correction in read-only right sector data to memory controller buffer memory.
Above-described embodiment, only for technical conceive of the present invention and feature are described, its object is to person skilled in the art can be understood content of the present invention and implement according to this, can not limit the scope of the invention with this.All equivalences done according to Spirit Essence of the present invention change or modify, and all should be encompassed within protection scope of the present invention.
Claims (1)
1. one kind has the NAND Flash memory data storage method of error correction, described nandflash storer is made up of some physical blocks, physical block comprises several Physical Page, Physical Page comprises management byte regions, several are by a left side, user data area and several of right two sectors composition have the error-checking district (ECC) of error correction respectively one to one with described user data area, each error-checking district (ECC) is for verifying error code in its user data area of being responsible for of also error correction, described management byte regions is used for the corresponding relation set up between logical page (LPAGE) and Physical Page or the corresponding relation set up between logical block and physical block, it is characterized in that:
Also comprise one group of ECC control register for controlling respectively whether to carry out error correction to management byte regions, user data area and error-checking district, this ECC control register comprises:
Management byte enable position, for controlling whether carry out error correction to described management byte regions;
Left sector data enable bit, for controlling whether carry out correction process to a sector in described user data area;
Data enable position, right wing district, for controlling whether carry out correction process to another sector in described user data area;
Error-checking enable bit, for controlling whether carry out correction process to described error-checking district (ECC);
Management byte length control bit, for the length of configuration management byte, thus controls to carry out error correction to region enable in Physical Page, and does not carry out error correction to the region closed in Physical Page;
Described user data area comprises a first user data field and at least one second user data area, described error-checking district (ECC) comprises a first error-checking district (ECC) and at least one the second error-checking district (ECC), and described first error-checking district (ECC) carries out verification Error Correction of Coding for being combined in its corresponding first user data field and management byte regions;
When carrying out read operation to nandflash: when logically reading Zhong Zuo sector, user data area, then left sector data enable bit in enable ECC control register, if left sector is positioned at first user data field, then configure in ECC control register and manage byte length control bit effectively (length is 8), send read command and customer management information is read in BCH module decoding debugging, but be not loaded in controller cache, left sector data is read BCH module decoding debugging, and be loaded in controller cache and carry out error correction, again right wing district is read BCH module decoding debugging, but be not loaded in controller cache, otherwise, send read command and left sector data is read BCH module decoding debugging, and be loaded in controller cache and carry out error correction, again right wing district is read BCH module decoding debugging, but be not loaded in the buffer memory of controller,
When logically reading right wing district in user data area, then data enable position, right wing district in enable ECC control register, if right wing district is positioned at first user data field, then configure in ECC control register and manage byte length control bit effectively (length is 8), send read command and customer management information and left sector data are read in BCH module decoding debugging, but be not loaded in controller cache, right sector data is read BCH module decoding debugging, and be loaded in controller cache and carry out error correction, otherwise, send read command and left sector is read BCH module decoding debugging, but be not loaded in the buffer memory of controller, sector data is read BCH module decoding debugging, and be loaded in controller cache and carry out error correction,
When logically reading one by a left side, during the user data area that right two sectors form, then left in enable ECC control register, data enable position, right wing district, if user data area is first user data field, then configure in ECC control register and manage byte length control bit effectively (length is 8), send read command and customer management information is read in BCH module decoding debugging, but be not loaded in controller cache, user data area data are read BCH module decoding debugging, and be loaded in controller cache and carry out error correction, otherwise, send read command and user data area data are read BCH module decoding debugging, and be loaded in controller cache and carry out error correction,
Described customer management information section length is 8 bytes, comprises the management byte of 4 bytes and the CRC check code of 4 bytes.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201510039606.0A CN104599717B (en) | 2012-12-31 | 2012-12-31 | NAND Flash memory data storage method with error correction |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201210591544.0A CN103064640B (en) | 2012-12-31 | 2012-12-31 | Be applied to the rapid read-write method of nandflash memory device |
CN201510039606.0A CN104599717B (en) | 2012-12-31 | 2012-12-31 | NAND Flash memory data storage method with error correction |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201210591544.0A Division CN103064640B (en) | 2012-12-31 | 2012-12-31 | Be applied to the rapid read-write method of nandflash memory device |
Publications (2)
Publication Number | Publication Date |
---|---|
CN104599717A true CN104599717A (en) | 2015-05-06 |
CN104599717B CN104599717B (en) | 2017-11-24 |
Family
ID=53125432
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201510039606.0A Active CN104599717B (en) | 2012-12-31 | 2012-12-31 | NAND Flash memory data storage method with error correction |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN104599717B (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN116974813A (en) * | 2023-09-25 | 2023-10-31 | 南方电网数字电网研究院有限公司 | Register data management method and device, register module and computer equipment |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20090013234A1 (en) * | 2007-07-06 | 2009-01-08 | Micron Technology, Inc. | Data storage with an outer block code and a stream-based inner code |
CN101853212A (en) * | 2009-03-30 | 2010-10-06 | 芯邦科技(深圳)有限公司 | Data write-in method, data read method and data storage |
US20110191649A1 (en) * | 2010-02-01 | 2011-08-04 | Samsung Electronics Co., Ltd. | Solid state drive and method of controlling an error thereof |
CN102541677A (en) * | 2011-12-29 | 2012-07-04 | 苏州国芯科技有限公司 | Implementation method for increasing comparison table loading speed of nandflash storage device |
-
2012
- 2012-12-31 CN CN201510039606.0A patent/CN104599717B/en active Active
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20090013234A1 (en) * | 2007-07-06 | 2009-01-08 | Micron Technology, Inc. | Data storage with an outer block code and a stream-based inner code |
CN101853212A (en) * | 2009-03-30 | 2010-10-06 | 芯邦科技(深圳)有限公司 | Data write-in method, data read method and data storage |
US20110191649A1 (en) * | 2010-02-01 | 2011-08-04 | Samsung Electronics Co., Ltd. | Solid state drive and method of controlling an error thereof |
CN102541677A (en) * | 2011-12-29 | 2012-07-04 | 苏州国芯科技有限公司 | Implementation method for increasing comparison table loading speed of nandflash storage device |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN116974813A (en) * | 2023-09-25 | 2023-10-31 | 南方电网数字电网研究院有限公司 | Register data management method and device, register module and computer equipment |
CN116974813B (en) * | 2023-09-25 | 2024-04-19 | 南方电网数字电网研究院有限公司 | Register data management method and device, register module and computer equipment |
Also Published As
Publication number | Publication date |
---|---|
CN104599717B (en) | 2017-11-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20240004587A1 (en) | Specifying media type in write commands | |
US10318414B2 (en) | Memory system and memory management method thereof | |
CN109800180B (en) | Method and memory system for address mapping | |
CN107229577B (en) | Storage system and operation method thereof | |
US9548108B2 (en) | Virtual memory device (VMD) application/driver for enhanced flash endurance | |
GB2537012B (en) | System and method for copy on write on an SSD | |
CN107957959B (en) | Memory system with file level secure erase and method of operating the same | |
US20190294345A1 (en) | Data-Retention Controller Using Mapping Tables in a Green Solid-State-Drive (GNSD) for Enhanced Flash Endurance | |
US9921954B1 (en) | Method and system for split flash memory management between host and storage controller | |
KR102585883B1 (en) | Operating method of memory system and memory system | |
JP2013506903A (en) | Power shutdown management | |
US8839072B2 (en) | Access control apparatus, storage apparatus, and method | |
US10552048B2 (en) | Reduction of maximum latency using dynamic self-tuning for redundant array of independent disks | |
CN110413454B (en) | Data reconstruction method and device based on storage array and storage medium | |
CN102981969A (en) | Method for deleting repeated data and solid hard disc thereof | |
CN104598169A (en) | High-reliability data reading method used for flash memorizer | |
CN110737395B (en) | I/O management method, electronic device, and computer-readable storage medium | |
CN105786721A (en) | Memory address mapping management method and processor | |
CN103064640B (en) | Be applied to the rapid read-write method of nandflash memory device | |
CN111026678B (en) | Cache design method and device based on solid state disk and computer equipment | |
CN102541677A (en) | Implementation method for increasing comparison table loading speed of nandflash storage device | |
US11429485B1 (en) | Memories with end-to-end data protection using physical location check | |
KR20210018570A (en) | Controller, operating method thereof and storage device including the same | |
CN104599717A (en) | Flash memory data storage method with error correction function | |
Kim et al. | Partial page buffering for consumer devices with flash storage |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
GR01 | Patent grant | ||
GR01 | Patent grant | ||
CP01 | Change in the name or title of a patent holder |
Address after: Room C2031, Suzhou Pioneer Park, 209 Zhuyuan Road, Suzhou High-tech Zone, Jiangsu Province Patentee after: Suzhou Guoxin Technology Co., Ltd. Address before: Room C2031, Suzhou Pioneer Park, 209 Zhuyuan Road, Suzhou High-tech Zone, Jiangsu Province Patentee before: C*Core Technology (Suzhou) Co., Ltd. |
|
CP01 | Change in the name or title of a patent holder |