CN104579693A - Embedded encryption method based on high-order second-order logistic mapping and embedded encryption device based on high-order second-order logistic mapping - Google Patents

Embedded encryption method based on high-order second-order logistic mapping and embedded encryption device based on high-order second-order logistic mapping Download PDF

Info

Publication number
CN104579693A
CN104579693A CN201510066179.5A CN201510066179A CN104579693A CN 104579693 A CN104579693 A CN 104579693A CN 201510066179 A CN201510066179 A CN 201510066179A CN 104579693 A CN104579693 A CN 104579693A
Authority
CN
China
Prior art keywords
order
block
key
logistic
plaintext
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN201510066179.5A
Other languages
Chinese (zh)
Other versions
CN104579693B (en
Inventor
吴世贵
廖志贤
黄国现
谭祖印
雷善历
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Guilin Lihua Electronic Technology Co ltd
Original Assignee
Guangxi Normal University
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Guangxi Normal University filed Critical Guangxi Normal University
Priority to CN201510066179.5A priority Critical patent/CN104579693B/en
Priority to CN201710919542.2A priority patent/CN107733642A/en
Priority to CN201710919545.6A priority patent/CN107707351A/en
Priority to CN201710917058.6A priority patent/CN107835070B/en
Priority to CN201710919612.4A priority patent/CN107707352B/en
Publication of CN104579693A publication Critical patent/CN104579693A/en
Application granted granted Critical
Publication of CN104579693B publication Critical patent/CN104579693B/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L9/00Cryptographic mechanisms or cryptographic arrangements for secret or secure communications; Network security protocols
    • H04L9/06Cryptographic mechanisms or cryptographic arrangements for secret or secure communications; Network security protocols the encryption apparatus using shift registers or memories for block-wise or stream coding, e.g. DES systems or RC4; Hash functions; Pseudorandom sequence generators
    • H04L9/0618Block ciphers, i.e. encrypting groups of characters of a plain text message using fixed encryption transformation
    • H04L9/0631Substitution permutation network [SPN], i.e. cipher composed of a number of stages or rounds each involving linear and nonlinear transformations, e.g. AES algorithms
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L9/00Cryptographic mechanisms or cryptographic arrangements for secret or secure communications; Network security protocols
    • H04L9/14Cryptographic mechanisms or cryptographic arrangements for secret or secure communications; Network security protocols using a plurality of keys or algorithms
    • H04L9/16Cryptographic mechanisms or cryptographic arrangements for secret or secure communications; Network security protocols using a plurality of keys or algorithms the keys or algorithms being changed during operation
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L9/00Cryptographic mechanisms or cryptographic arrangements for secret or secure communications; Network security protocols
    • H04L9/001Cryptographic mechanisms or cryptographic arrangements for secret or secure communications; Network security protocols using chaotic signals
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L9/00Cryptographic mechanisms or cryptographic arrangements for secret or secure communications; Network security protocols
    • H04L9/06Cryptographic mechanisms or cryptographic arrangements for secret or secure communications; Network security protocols the encryption apparatus using shift registers or memories for block-wise or stream coding, e.g. DES systems or RC4; Hash functions; Pseudorandom sequence generators
    • H04L9/0618Block ciphers, i.e. encrypting groups of characters of a plain text message using fixed encryption transformation
    • H04L9/0625Block ciphers, i.e. encrypting groups of characters of a plain text message using fixed encryption transformation with splitting of the data block into left and right halves, e.g. Feistel based algorithms, DES, FEAL, IDEA or KASUMI
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L9/00Cryptographic mechanisms or cryptographic arrangements for secret or secure communications; Network security protocols
    • H04L9/08Key distribution or management, e.g. generation, sharing or updating, of cryptographic keys or passwords
    • H04L9/0861Generation of secret information including derivation or calculation of cryptographic keys or passwords

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Security & Cryptography (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Storage Device Security (AREA)

Abstract

The invention discloses an embedded encryption method based on high-order second-order logistic mapping and an embedded encryption device based on the high-order second-order logistic mapping. A power supply source module provides a power supply for various modules of the device; a data AD sampling module samples input data to be enciphered to provide an initial value changed with a plaintext for a key driving module; the key driving module receives the sampled data of the data AD sampling module, generates a key changed with the sampled data and transmits the key to a microcontroller encryption module; the microcontroller encryption module chaotically enciphers the data to be enciphered and the key and transmits the enciphered data to a product; and an embedded interface driving module provides an interface with a product. The embedded encryption method disclosed by the invention can carry out a high-order second-order encryption embedding mode through a logistic mapping core, thereby realizing that a complex variable key is generated through high-order treatment by encrypting multiple iterations. The embedded encryption device disclosed by the invention can be embedded into various electronic products to enhance the safety of the electronic products.

Description

The embedded encryption method mapped based on high order second order logistic and device
Technical field
The invention belongs to field of information security technology, be specifically related to a kind of embedded encryption method of mapping based on high order second order logistic (logic) and device.
Background technology
General logistic mapping encrypting method mainly relies on the initial value x of mapping 0two binary system series As are produced with u (algorithm secret key) jand D j, and by these two binary system series As jand D jthe sub-key regarding this cryptographic system as realizes encrypting.But, logistic mapping encrypting methods analyst and discovery series A jand D jbe all mapped by logistic completely specified, with expressly and the factor such as ciphertext irrelevant.Like this, when assailant obtains the A of arbitrary plaintext jand D jafter, just can use this A jand D jdirecttissima employs the ciphertext of same key encryption, and this not only can make information security there is hidden danger, also will become security breaches.Visible, the encryption method mapped by means of only simple logistic can not ensure information security.
In order to improve information security, the stream encryption that currently used more complicated logistic mapping encrypting method includes the stream encryption of spatial division, multiple logistic maps and second order logistic mapping encrypting etc.But the logistic mapping encrypting method of these complexity, although more iterations can ensure information security to a certain extent, but when realizing information transmission, key can not change better at any time, and reliability reduces, and does not still reach the effect of safe information transmission.
Summary of the invention
To be that key existing in existing logistic mapping encrypting method is simple and key is immutable wait deficiency to technical problem to be solved by this invention, provides a kind of embedded encryption method based on high order second order logistic mapping and device.
For solving the problem, the present invention is achieved by the following technical solutions:
Based on the embedded encryption method that high order second order logistic maps, comprise the steps:
Step 1, a selected logistic maps the producing method as sub-key system, and each mapping number of times that iteration is certain respectively during this logistic is mapped;
Step 2, then expressly will be divided into some pieces with binary system;
Step 3, on the iteration basis of step 1 gained, then obtains A and D two parts to the iteration that certain number of times is carried out in each mapping during logistic maps;
Step 4, after carrying out shift transformation respectively, obtains corresponding intermediate ciphertext to each Plaintext block of step 2 gained;
Step 5, carries out XOR by the intermediate ciphertext of step 3 gained A and step 4 gained;
Step 6, judges whether that all Plaintext block have been encrypted complete all; If complete, then terminate; Otherwise, return step 3 and continue encryption.
In above-mentioned steps 1, selected logistic is mapped as
x n + 1 [ 1 - 4 u ( x n a - x n b ) ] [ 1 - 4 u ( x n - 1 a - 1 - x n - 1 b - 1 ) ]
In formula, represent the value that i-th iteration of maps n time is follow-up, u is set point value, and u ∈ (1.64,2), be the numerical value of type double precision with u, a=1,2,3......, b=1,2,3......, and the complexity that uses according to user of the value of a, b and processor computing capability are chosen.
Because step 1 is the starting point of key, ensure the complexity of initial key, and step 3 is in order to different from home key and obtain the iteration that A, D two parts just do, so main iteration is in step 1, so the number of times carrying out iteration first to each mapping during logistic maps in step 1 is greater than the number of times in step 3, each mapping during logistic maps being carried out again to iteration.
In above-mentioned steps 4, the detailed process of each Plaintext block being carried out to shift transformation is:
Step 4.1, is divided into m expressly sub-block by Plaintext block; Wherein m be greater than 1 positive integer;
Step 4.2, respectively by after each plaintext sub-block all simultaneously ring shift left or the S position that moves to right, obtains the displacement expressly sub-block of each plaintext sub-block;
Step 4.3, merges each displacement plaintext sub-block by the order of the plaintext sub-block corresponding to it and obtains the Plaintext block that is shifted;
Step 4.4, after displacement Plaintext block ring shift left or m × S position that moves to right, obtains intermediate ciphertext.
In above-mentioned steps 4.2 and step 4.4, the direction of displacement of each plaintext sub-block is consistent, and expressly sub-block is also consistent with the direction of displacement of Plaintext block.Namely, when each plaintext sub-block equal ring shift left S position, Plaintext block circulation is corresponding ring shift left m × S position also; When each plaintext sub-block equal ring shift right S position, Plaintext block circulation is corresponding ring shift right m × S position also.
Based on the embedded encryption device that the high order second order logistic of above-mentioned embedded encryption method maps, comprise power supply module, data AD sampling module, key driver module, microcontroller encrypting module and embed interface driver module; Wherein power supply module, for this device modules provides power supply; Data AD sampling module, the be-encrypted data of sampling input, for key driver module provides the initial value changed with plaintext; Key driver module, the sampled data receiving data AD sampling module also produces the key that becomes with sampled data and passes to microcontroller encrypting module; Microcontroller encrypting module, carries out chaos encryption be-encrypted data and key and spreads out of to product by enciphered data; Embed interface driver module, the interface with product is provided.
Compared with prior art, to instant invention overcomes in traditional logistic mapping encrypting method the shortcomings such as the simple and key of key is immutable, core is mapped with logistic, stm32F407 is adopted to carry out high order second order encryption embedded mode, realize the process of encryption successive ignition high order and produce complicated changeable key, this device can be embedded in various electronic product, improves the safety of electronic product.
Accompanying drawing explanation
Fig. 1 is encryption flow figure of the present invention.
Fig. 2 is general arrangement structure chart of the present invention.
Fig. 3 is that logistic of the present invention maps bifurcation graphs.
Fig. 4 is second order High Degree Logistic-Like Map figure of the present invention.
Embodiment
Based on the embedded encryption method that high order second order logistic maps, as shown in Figure 1, comprise the steps:
Step 1, select a logistic mapping as the producing method of sub-key series:
x n + 1 [ 1 - 4 u ( x n a - x n b ) ] [ 1 - 4 u ( x n - 1 a - 1 - x n - 1 b - 1 ) ] - - - ( 1 )
In formula: represent the value that i-th iteration of maps n time is follow-up.U is set point, and u ∈ (1.64,2). the numerical value of type double precision is, a=1,2,3......, b=1,2,3...... (complexity that the value of a, b uses according to user and processor computing capability are chosen) with u.In order to eliminate the impact of instantaneous value, in a preferred embodiment of the invention, iteration 200 times are distinguished in the mapping in formula (1), obtains x 200for producing the starting point of key.
Step 2, expressly will be divided into the grouping that a series of length is 256 bits, if last grouping curtailment, and zero padding.
Step 3, distinguishes iteration 40 times again by each mapping in formula (1).If the jth time iterative value mapped for i-th time is (binary form is: wherein represent the n-th binary system).From middle extraction the 2nd, the numerical value in 3 binary digits, obtains the series of 18 bit as follows respectively with the serial D extracting series A and 32 bits obtaining 256 bits through 20 iteration:
A=H 1,2H 1,3H 2,2H 2,3H 3,2H 3,3……H 16,2H 16,3
D=H 17,2H 17,3H 18,2H 18,3H 19,2H 19,3H 20,2H 20,3
In formula, H j , 2 = b j 2 1 b j 2 2 b j 2 3 b j 2 4 , H j , 3 = b j 3 1 b j 3 2 b j 3 3 b j 3 4 .
Step 4, carries out shift transformation to Plaintext block.
First, by Plaintext block p k(k=1,2 ...) be divided into four pieces: the P of 64 bits k1, P k2, P k3and P k4ring shift left S respectively 1, S 2, S 3and S 4position, wherein S 1=(H 17,2h 17,3) mod64, S 2=(H 18,2h 18,3) mod64, S 3=(H 19,2h 19,3) mod64 and S 4=(H 20,2h 20,3) mod64.
Then, by P k1, P k2, P k3and P k4merge and obtain P k, then by P k, ring shift left S position, obtains intermediate ciphertext C, k.Wherein, S=(H 17,2h 17,3+ H 18,2h 18,3+ H 19,2h 19,3+ H 20,2h 20,3) mod64.
Step 5, by A and C, kcarry out xor operation, obtain encrypted cipher text:
C k = A ⊕ C k ,
Step 6, if C ki () is ciphertext C kin the value of i-th byte, calculate E 1~ E 4as follows:
E 1 = ( C k ( 1 ) + C k ( 2 ) + C k ( 3 ) + C k ( 4 ) ⊕ ( H 17,2 H 17,3 ) ) mod 64
E 2 = ( C k ( 5 ) + C k ( 6 ) + C k ( 7 ) + C k ( 8 ) ⊕ ( H 18,2 H 18,3 ) ) mod 64
E 3 = ( C k ( 9 ) + C k ( 10 ) + C k ( 11 ) + C k ( 12 ) ⊕ ( H 19,2 H 19,3 ) ) mod 64
E 4 = ( C k ( 13 ) + C k ( 14 ) + C k ( 15 ) + C k ( 16 ) ⊕ ( H 20,2 H 20,3 ) ) mod 64
Step 7, if Plaintext block is all encrypted complete, then terminates; Otherwise to iteration E respectively various in formula (1) 1~ E 4, then forward step 3 iteration to 40 times.
First this encryption method by initial key high order iteration 200 times, reaches the complexity of key; Then expressly some pieces will be divided into binary system, for encryption is prepared below; Again by the key of iteration before more further iteration obtain A and D two parts, then take a wherein part to carry out XOR with the plaintext through shift operation.As Fig. 1, E 1~ E 4encrypt the module substantially completed, and then judge whether that all plaintexts have been encrypted further, continue encryption if do not returned again.Be all different reach time variation at the key of iteration each time, reach enciphered message security purpose.
Realize the embedded encryption device mapped based on high order second order logistic of said method, as shown in Figure 2, it is by power supply module and the data AD sampling module be connected with power supply module, key driver module, microcontroller encrypting module with embed interface driver module composition.One input of microcontroller encrypting module and the input of data AD sampling module input be-encrypted data simultaneously.The output of data AD sampling module connects another input of microcontroller encrypting module through key driver module.The output of microcontroller encrypting module is connected with the input embedding interface driver module, and the output embedding interface driver module exports enciphered data.Power supply module is mainly this device modules and provides power supply.Data AD sampling module for the be-encrypted data of input of sampling, for key driver module provides with the expressly initial value changed.The sampled data that key driver module receives data AD sampling module also produces the key that becomes with sampled data and passes to microcontroller encrypting module.Microcontroller encrypting module carries out be-encrypted data and key chaos encryption and spreads out of enciphered data to product.Embed interface driver module and the interface with product is provided.
As shown in Figure 3, be that logistic of the present invention maps bifurcation graphs, when getting parameter a=2, during b=3, this figure is the bifurcation graphs of parameter u from 0 to 2.0 changes, as seen from the figure, is chaotic motion within the scope of 1.64-2.0, may be used for encryption.Change the value of a, b when the value determining u, all can produce different value, thus make encryption better.
As shown in Figure 4, being second order High Degree Logistic-Like Map figure of the present invention, is the iteration evolution diagram that u gets 1.649 in figure.As can be seen from the figure interative computation data are out chaos, when the value that we can change u in the full mapping range of Fig. 3, had more selectivity, better improve fail safe to encryption.

Claims (5)

1., based on the embedded encryption method that high order second order logistic maps, it is characterized in that, comprise the steps:
Step 1, a selected logistic maps the producing method as sub-key system, and each mapping number of times that iteration is certain respectively during this logistic is mapped;
Step 2, then expressly will be divided into some pieces with binary system;
Step 3, on the iteration basis of step 1 gained, then obtains A and D two parts to the iteration that certain number of times is carried out in each mapping during logistic maps;
Step 4, after carrying out shift transformation respectively, obtains corresponding intermediate ciphertext to each Plaintext block of step 2 gained;
Step 5, carries out XOR by the intermediate ciphertext of step 3 gained A and step 4 gained;
Step 6, judges whether that all Plaintext block have been encrypted complete all; If complete, then terminate; Otherwise, return step 3 and continue encryption.
2. the embedded encryption method mapped based on high order second order logistic according to claim 1, is characterized in that, in step 1, selected logistic is mapped as
x n + 1 = [ 1 - 4 u ( x n a - x n b ) ] [ 1 - 4 u ( x n - 1 a - 1 - x n - 1 b - 1 ) ]
In formula, represent the value that i-th iteration of maps n time is follow-up, u is set point, and u ∈ (1.64,2), be the numerical value of type double precision with u, a=1,2,3......, b=1,2,3......, and the complexity that uses according to user of the value of a, b and processor computing capability are chosen.
3. the embedded encryption method mapped based on high order second order logistic according to claim 1, it is characterized in that, the number of times carrying out iteration first to each mapping during logistic maps in step 1 is greater than the number of times in step 3, each mapping during logistic maps being carried out again to iteration.
4. the embedded encryption method mapped based on high order second order logistic according to claim 1, it is characterized in that, in step 4, the detailed process of each Plaintext block being carried out to shift transformation is:
Step 4.1, is divided into m expressly sub-block by Plaintext block; Wherein m be greater than 1 positive integer;
Step 4.2, respectively by after each plaintext sub-block all simultaneously ring shift left or the S position that moves to right, obtains the displacement expressly sub-block of each plaintext sub-block;
Step 4.3, merges each displacement plaintext sub-block by the order of the plaintext sub-block corresponding to it and obtains the Plaintext block that is shifted;
Step 4.4, after displacement Plaintext block ring shift left or m × S position that moves to right, obtains intermediate ciphertext;
In above-mentioned steps 4.2 and step 4.4, the direction of displacement of each plaintext sub-block is consistent, and expressly sub-block is also consistent with the direction of displacement of Plaintext block.
5. based on the embedded encryption device that the high order second order logistic of encryption method embedded described in claim 1 maps, it is characterized in that: comprise power supply module, data AD sampling module, key driver module, microcontroller encrypting module and embed interface driver module; Wherein
Power supply module, for this device modules provides power supply;
Data AD sampling module, the be-encrypted data of sampling input, for key driver module provides the initial value changed with plaintext;
Key driver module, the sampled data receiving data AD sampling module also produces the key that becomes with sampled data and passes to microcontroller encrypting module;
Microcontroller encrypting module, carries out chaos encryption be-encrypted data and key and spreads out of to product by enciphered data;
Embed interface driver module, the interface with product is provided.
CN201510066179.5A 2015-02-09 2015-02-09 Based on the high order second order logistic embedded encryption methods mapped and device Expired - Fee Related CN104579693B (en)

Priority Applications (5)

Application Number Priority Date Filing Date Title
CN201510066179.5A CN104579693B (en) 2015-02-09 2015-02-09 Based on the high order second order logistic embedded encryption methods mapped and device
CN201710919542.2A CN107733642A (en) 2015-02-09 2015-02-09 Embedded encryption method based on high order second order logistic mappings
CN201710919545.6A CN107707351A (en) 2015-02-09 2015-02-09 Embedded encryption method based on logistic mappings
CN201710917058.6A CN107835070B (en) 2015-02-09 2015-02-09 Simple embedded encryption method
CN201710919612.4A CN107707352B (en) 2015-02-09 2015-02-09 A kind of embedded encryption method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201510066179.5A CN104579693B (en) 2015-02-09 2015-02-09 Based on the high order second order logistic embedded encryption methods mapped and device

Related Child Applications (4)

Application Number Title Priority Date Filing Date
CN201710919542.2A Division CN107733642A (en) 2015-02-09 2015-02-09 Embedded encryption method based on high order second order logistic mappings
CN201710917058.6A Division CN107835070B (en) 2015-02-09 2015-02-09 Simple embedded encryption method
CN201710919612.4A Division CN107707352B (en) 2015-02-09 2015-02-09 A kind of embedded encryption method
CN201710919545.6A Division CN107707351A (en) 2015-02-09 2015-02-09 Embedded encryption method based on logistic mappings

Publications (2)

Publication Number Publication Date
CN104579693A true CN104579693A (en) 2015-04-29
CN104579693B CN104579693B (en) 2017-11-03

Family

ID=53094972

Family Applications (5)

Application Number Title Priority Date Filing Date
CN201710919612.4A Active CN107707352B (en) 2015-02-09 2015-02-09 A kind of embedded encryption method
CN201710919545.6A Pending CN107707351A (en) 2015-02-09 2015-02-09 Embedded encryption method based on logistic mappings
CN201510066179.5A Expired - Fee Related CN104579693B (en) 2015-02-09 2015-02-09 Based on the high order second order logistic embedded encryption methods mapped and device
CN201710919542.2A Pending CN107733642A (en) 2015-02-09 2015-02-09 Embedded encryption method based on high order second order logistic mappings
CN201710917058.6A Active CN107835070B (en) 2015-02-09 2015-02-09 Simple embedded encryption method

Family Applications Before (2)

Application Number Title Priority Date Filing Date
CN201710919612.4A Active CN107707352B (en) 2015-02-09 2015-02-09 A kind of embedded encryption method
CN201710919545.6A Pending CN107707351A (en) 2015-02-09 2015-02-09 Embedded encryption method based on logistic mappings

Family Applications After (2)

Application Number Title Priority Date Filing Date
CN201710919542.2A Pending CN107733642A (en) 2015-02-09 2015-02-09 Embedded encryption method based on high order second order logistic mappings
CN201710917058.6A Active CN107835070B (en) 2015-02-09 2015-02-09 Simple embedded encryption method

Country Status (1)

Country Link
CN (5) CN107707352B (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN110650006A (en) * 2019-09-17 2020-01-03 南通大学 Encryption and decryption method for Chinese and English character strings

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN110889477A (en) * 2018-08-15 2020-03-17 齐爱民 Commodity anti-counterfeiting code generation method based on block chain
CN110415075A (en) * 2019-07-11 2019-11-05 梧州市众恒商贸有限公司 One kind, which has, exempts from unifunctional merchandise system

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102708534A (en) * 2012-04-12 2012-10-03 江苏技术师范学院 Generating method of variable-parameter multistage chaotic pseudorandom sequence
KR20130064989A (en) * 2011-12-09 2013-06-19 연세대학교 산학협력단 Image transmission method and apparatus, and image reception method and apparatus for image tamper detection
CN104065422A (en) * 2014-07-01 2014-09-24 电子科技大学 Noise auxiliary encryption and signal recovery method of broadband access network

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6442445B1 (en) * 1999-03-19 2002-08-27 International Business Machines Corporation, User configurable multivariate time series reduction tool control method
CN100369404C (en) * 2002-01-10 2008-02-13 张红雨 Chaotic encipher series generator
US7848516B2 (en) * 2006-01-20 2010-12-07 Chiou-Haun Lee Diffused symmetric encryption/decryption method with asymmetric keys
CN101217360A (en) * 2007-12-28 2008-07-09 中南大学 A method to obtain uniform distributed pseudo random sequence in random chaos system
CN101222318B (en) * 2008-01-23 2010-08-18 黑龙江大学 Chaotic sequence generation method and sequence generator of high speed high-precision chaotic function
CN101232367B (en) * 2008-01-23 2010-06-30 黑龙江大学 Chaos encrypting and decrypting method without multiply and divide of chaos function and circuit thereof
CN101714917A (en) * 2009-08-24 2010-05-26 黑龙江大学 Chaotic key-based data encryption transmission card
CN102571330B (en) * 2012-02-01 2014-07-30 桂林电子科技大学 Method for constructing block encryption algorithm based on random function
CN103560876B (en) * 2013-11-22 2016-06-22 北京航空航天大学 A kind of encryption method using the random clock based on chaos and device
CN103716502B (en) * 2013-12-25 2017-02-01 西安理工大学 Encryption method based on iteration FrFT and chaotic single-channel color images
CN104144343B (en) * 2014-07-11 2017-06-30 东北大学 A kind of digital image compression encrypts joint coding method

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20130064989A (en) * 2011-12-09 2013-06-19 연세대학교 산학협력단 Image transmission method and apparatus, and image reception method and apparatus for image tamper detection
CN102708534A (en) * 2012-04-12 2012-10-03 江苏技术师范学院 Generating method of variable-parameter multistage chaotic pseudorandom sequence
CN104065422A (en) * 2014-07-01 2014-09-24 电子科技大学 Noise auxiliary encryption and signal recovery method of broadband access network

Non-Patent Citations (3)

* Cited by examiner, † Cited by third party
Title
KANSO A.ETC: ""Logistic chaotic maps for binary numbers generations"", 《SOLITONS & FRACTALS》 *
毛永毅等: ""混沌系统的变参数前后反馈加密算法"", 《计算机工程与应用》 *
陆秋琴等: ""基于Logistic映射的动态密钥加密算法"", 《计算机安全》 *

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN110650006A (en) * 2019-09-17 2020-01-03 南通大学 Encryption and decryption method for Chinese and English character strings
CN110650006B (en) * 2019-09-17 2021-11-12 南通大学 Encryption and decryption method for Chinese and English character strings

Also Published As

Publication number Publication date
CN107707351A (en) 2018-02-16
CN107707352B (en) 2019-07-02
CN104579693B (en) 2017-11-03
CN107835070B (en) 2020-09-04
CN107707352A (en) 2018-02-16
CN107835070A (en) 2018-03-23
CN107733642A (en) 2018-02-23

Similar Documents

Publication Publication Date Title
CN104065474B (en) Novel low-resource efficient lightweight Surge block cipher implementation method
CN101814985B (en) Block cipher system using multi-chaotic mapping multi-dynamic S-box
CN103019648A (en) True random number generator with digital post-processing circuit
CN104751065A (en) Encryption method for geographic information product file
CN102263636A (en) Stream cipher key control method for fusing neural network with chaotic mappings
CN106100844A (en) Optimization automatic Bilinear map encryption method and the device of method is blinded based on point
CN106375079A (en) Chaotic encryption method for voice information
CN103916248A (en) Fully homomorphic encryption public key space compression method
CN104486068A (en) Stream cipher algorithm SNRR based on nonlinear circulating shift register
CN102279840B (en) Method for quickly generating prime number group applicable to information encryption technology
CN103812658B (en) A kind of secure communication protocols based on stream cipher
CN104579693A (en) Embedded encryption method based on high-order second-order logistic mapping and embedded encryption device based on high-order second-order logistic mapping
JunLi et al. Email encryption system based on hybrid AES and ECC
CN101179375B (en) Chaos algorithm based network data encryption card
CN104125059A (en) Compound time varying password and time varying type data encryption method
CN104618092A (en) Information encryption method and system
Alsaffar et al. Application of RC5 for IoT devices in smart transportation system
CN102542070B (en) Method for structuring one-way Hash function based on random function
CN105553647A (en) Light-weight stream cipher technology LSNR2 based on nonlinear ring shift register
CN102662483A (en) A method for cloud computing business intelligent terminal users to safely input information
CN106921486A (en) The method and apparatus of data encryption
CN105162579A (en) Lightweight stream cipher LSNRR based on non-linear cyclic shift register
CN104735652A (en) Chaotic encryption method suitable for wireless sensor network
CN103051443B (en) AES (Advanced Encryption Standard) key expansion method
CN101938739B (en) Encryption method for wireless local area network

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
CB03 Change of inventor or designer information
CB03 Change of inventor or designer information

Inventor after: Liao Zhixian

Inventor after: Wu Shigui

Inventor after: Huang Guoxian

Inventor after: Tan Zuyin

Inventor after: Lei Shanli

Inventor before: Wu Shigui

Inventor before: Liao Zhixian

Inventor before: Huang Guoxian

Inventor before: Tan Zuyin

Inventor before: Lei Shanli

GR01 Patent grant
GR01 Patent grant
TR01 Transfer of patent right
TR01 Transfer of patent right

Effective date of registration: 20201229

Address after: 541004 No.1, group 303, Lijiang Garden, No.52, Huancheng Beier Road, Qixing District, Guilin City, Guangxi Zhuang Autonomous Region

Patentee after: Guilin Lihua Electronic Technology Co.,Ltd.

Address before: 541004 No. 15 Yucai Road, Guilin, the Guangxi Zhuang Autonomous Region

Patentee before: Guangxi Normal University

CF01 Termination of patent right due to non-payment of annual fee
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20171103

Termination date: 20220209