CN104575351A - Signal conversion system, displayer and signal conversion method - Google Patents
Signal conversion system, displayer and signal conversion method Download PDFInfo
- Publication number
- CN104575351A CN104575351A CN201410827744.0A CN201410827744A CN104575351A CN 104575351 A CN104575351 A CN 104575351A CN 201410827744 A CN201410827744 A CN 201410827744A CN 104575351 A CN104575351 A CN 104575351A
- Authority
- CN
- China
- Prior art keywords
- signal
- chip
- ttl
- dvi
- signals
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
Abstract
The invention discloses a signal conversion system, a displayer and a signal conversion method. The signal conversion method comprises steps as follows: a power supply provides work voltage for a DVI (digital visual interface) decoding chip, an FPGA (field programmable gate array) chip and a signal conversion chip; a data storage device stores EDID (extended display identification data) and identifies received DVI signals to transmit signals which are successfully identified or signals which are not identified; the DVI decoding chip is configured to be connected with the data storage device so as to receive the DVI signals according to the transmitted signals which are successfully identified; the FPGA chip is configured to be connected with the DVI decoding chip to receive first TTL (transistor-transistor logic) signals transmitted by the DVI decoding chip and perform timing sequence processing on the first TTL signals to obtain second TTL signals; the signal conversion chip is configured to be connected with the FPGA chip to receive the second TTL signals and convert the second TTL signals into LVDS (low voltage differential signaling) signals. The signal conversion system can convert the DVI signals of a computer into the TTL signals or the LVDS signals which can be displayed on a liquid crystal display screen.
Description
Technical field
The present invention relates to signal system field, particularly, relate to a kind of signal translating system, display and signal conversion method.
Background technology
In the prior art, the signal type that some liquid crystal display due to the modern times is merely able to show usually is TTL signal or LVDS signal, and abundant pcs signal cannot directly normally be shown, so detect more difficult for the image display quality of this type of liquid crystal display, for head it off, now inventing the system and method that a kind of DVI signal by computer is converted into TTL signal that some LCDs can show or LVDS signal becomes a kind of problem needing solution badly.
Summary of the invention
The object of this invention is to provide a kind of signal translating system, display and signal conversion method, this signal translating system, display and signal conversion method overcome the problem of the display of display in prior art DVI display difficulty, achieve the system and method DVI signal of computer being converted into TTL signal that some LCDs can show or LVDS signal.
To achieve these goals, the invention provides a kind of signal translating system, this system comprises: data-carrier store, DVI decoding chip, field programmable gate array (FPGA) chip, signal conversion chip and power supply, and described power supply provides operating voltage to described DVI decoding chip, field programmable gate array (FPGA) chip and signal conversion chip;
Described data-carrier store Memory Extension Identification display data (EDID), and the DVI signal received is identified, be identified as function signal or unidentified signal to send;
Described DVI decoding chip is configured to be connected to described data-carrier store, receives described DVI signal to be identified as function signal according to described transmission;
Described field programmable gate array (FPGA) chip is configured to be connected to described DVI decoding chip, to receive the TTL signal that described DVI decoding chip sends, and sequential processing is carried out to a described TTL signal obtain the 2nd TTL signal;
Described signal conversion chip is configured to be connected to described field programmable gate array (FPGA) chip, to receive described 2nd TTL signal, and converts described 2nd TTL signal to LVDS signal.
Preferably, this system also comprises: TTL signal socket connector, and described TTL signal socket connector is configured to be connected to described field programmable gate array (FPGA) chip, to receive described 2nd TTL signal.
Preferably, this system also comprises: LVDS signal socket connector, and described LVDS signal socket connector is configured to be connected to described signal conversion chip, to receive described LVDS signal.
The present invention also provides a kind of display, and this display comprises: according to above-mentioned signal translating system, body and signal converting line, and the two ends of described signal converting line connect described body and described signal translating system respectively.
Preferably, the two ends of described signal converting line connect described body and described TTL signal socket connector respectively.
Preferably, the two ends of described signal converting line connect described body and described LVDS signal socket connector respectively.
The present invention also provides a kind of signal conversion method, and the method comprises: use above-mentioned signal translating system,
According to expanded display recognition data (EDID), S101, judges whether described DVI signal identifies successfully;
S102, is identified as function signal when DVI decoding chip receives, and described DVI decoding chip receives described DVI signal, and exports a TTL signal;
S103, carries out sequential processing to a described TTL signal, obtains the 2nd TTL signal;
S104, converts described 2nd TTL signal to LVDS signal;
S105, exports the 2nd TTL signal or LVDS signal.
By above-mentioned embodiment, the hardware circuit that the DVI signal inputted by computer has been overlapped by some special chips, centre is regulated signal by FPGA main control chip, realize the DVI signal of computer being converted to the TTL signal required for the display of some liquid crystal display or LVDS signal, detect significant for the image display quality of these liquid crystal displays in various environment like this, especially under low temperature and high vibration environment, the complicated picture of liquid crystal display loaded ribbon character, more can check the display whether existing defects of liquid crystal display.
Other features and advantages of the present invention are described in detail in embodiment part subsequently.
Accompanying drawing explanation
Accompanying drawing is used to provide a further understanding of the present invention, and forms a part for instructions, is used from explanation the present invention, but is not construed as limiting the invention with embodiment one below.In the accompanying drawings:
Fig. 1 is the structured flowchart of the embodiment that signal translating system of the present invention is described; And
Fig. 2 is the process flow diagram of the embodiment that signal conversion method of the present invention is described.
Embodiment
Below in conjunction with accompanying drawing, the specific embodiment of the present invention is described in detail.Should be understood that, embodiment described herein, only for instruction and explanation of the present invention, is not limited to the present invention.
The invention provides a kind of signal translating system, this system comprises: data-carrier store, DVI decoding chip, field programmable gate array (FPGA) chip, signal conversion chip and power supply, and described power supply provides operating voltage to described DVI decoding chip, field programmable gate array (FPGA) chip and signal conversion chip; Described data-carrier store Memory Extension Identification display data (EDID), and the DVI signal received (a kind of signal to be decoded) is identified, be identified as function signal or unidentified signal to send; Described DVI decoding chip is configured to be connected to described data-carrier store, receives described DVI signal to be identified as function signal according to described transmission; Described field programmable gate array (FPGA) chip is configured to be connected to described DVI decoding chip, to receive the TTL signal that described DVI decoding chip sends, and sequential processing is carried out to a described TTL signal obtain the 2nd TTL signal; Described signal conversion chip is configured to be connected to described field programmable gate array (FPGA) chip, to receive described 2nd TTL signal, and converts described 2nd TTL signal to LVDS signal.
By above-mentioned embodiment, in DVI signal of the present invention, part of interface is connected with data-carrier store, data-carrier store is used to Memory Extension Identification display data (EDID), mainly identify DVI signal, identify that successfully, the DVI signal of computer could normally be input to DVI decoding chip, be input to again in fpga chip through the decoded TTL signal of DVI decoding chip, the 2nd TTL signal is exported after fpga chip regulates, 2nd TTL signal outputs on TTL signal socket connector on the one hand, be input to signal conversion chip on the other hand, the 2nd TTL signal is converted to LVDS signal by signal conversion chip, LVDS signal outputs on LVDS signal socket connector, re-use a signal converting line circuit board TTL signal socket connector is connected with TTL signal socket connector on liquid crystal display, or use signal converting line to be connected with LVDS signal socket connector on liquid crystal display by LVDS signal socket connector on circuit board, the connector at signal converting line two ends is the connector matched with TTL signal socket connector on TTL signal socket connector on circuit board and liquid crystal display respectively, or and circuit board on LVDS signal socket connector matches on LVDS signal socket connector and liquid crystal display connector, in order to ensure the integrality of signal, differential pair signal on LVDS signal converting line needs multiple twin process, detachably change when signal converting line is wherein connected with the connector at its two ends, even the signal definition of former like this screen is different, the line sequence of regulating rotary wiring can realize the connection of signal.
Be further detailed below in conjunction with accompanying drawing 1 and accompanying drawing 2 couples of the present invention, special chip in the present invention needs different electrical power to power could to work, in order to easy to use, the Power Management Design inputted outside in design is for only having a road, so also use some power conversion chips, the road power supply inputted outside converts various power supplys required in circuit to by some special chips and realizes the present invention.
In a kind of embodiment of the present invention, this system can also comprise: TTL signal socket connector, described TTL signal socket connector is configured to be connected to described field programmable gate array (FPGA) chip, to receive described 2nd TTL signal, connect display by such mode, thus be supplied to monitor signal to show.
In this kind of embodiment, this system can also comprise: LVDS signal socket connector, and described LVDS signal socket connector is configured to be connected to described signal conversion chip, to receive described LVDS signal, connect display by such mode, thus be supplied to monitor signal to show.
From above-mentioned signal translating system, we are not difficult to find out, the display being equipped with this system better will show viewdata signal, therefore for the foregoing reasons, the present invention also provides a kind of display, this display comprises: according to above-mentioned signal translating system, body and signal converting line, and the two ends of described signal converting line connect described body and described signal translating system respectively.
In this kind of embodiment, the two ends of described signal converting line connect described body and described TTL signal socket connector respectively, can realize TTL Signal aspects like this.
In this kind of embodiment, the two ends of described signal converting line connect described body and described LVDS signal socket connector respectively, can realize LVDS Signal aspects like this.
The present invention also provides a kind of signal conversion method, and the method comprises: use above-mentioned signal translating system,
According to expanded display recognition data (EDID), S101, judges whether described DVI signal identifies successfully;
S102, is identified as function signal when DVI decoding chip receives, and described DVI decoding chip receives described DVI signal, and exports a TTL signal;
S103, carries out sequential processing to a described TTL signal, obtains the 2nd TTL signal;
S104, converts described 2nd TTL signal to LVDS signal;
S105, exports the 2nd TTL signal or LVDS signal.
The long process such as the differential signal related in the present invention needs, power generation configuration needs as far as possible away from signal section, the TTL signal exported in this design and LVDS signal six and eight can meet, the signal that DVI decoding chip decodes out is input in FPGA, can meet the demand of the liquid crystal display display of different resolution by the time sequence parameter of liquid crystal display in adjustment FPGA.
Below the preferred embodiment of the present invention is described in detail by reference to the accompanying drawings; but; the present invention is not limited to the detail in above-mentioned embodiment; within the scope of technical conceive of the present invention; can carry out multiple simple variant to technical scheme of the present invention, these simple variant all belong to protection scope of the present invention.
It should be noted that in addition, each concrete technical characteristic described in above-mentioned embodiment, in reconcilable situation, can be combined by any suitable mode, in order to avoid unnecessary repetition, the present invention illustrates no longer separately to various possible array mode.
In addition, also can carry out combination in any between various different embodiment of the present invention, as long as it is without prejudice to thought of the present invention, it should be considered as content disclosed in this invention equally.
Claims (7)
1. a signal translating system, it is characterized in that, this system comprises: data-carrier store, DVI decoding chip, field programmable gate array (FPGA) chip, signal conversion chip and power supply, and described power supply provides operating voltage to described DVI decoding chip, field programmable gate array (FPGA) chip and signal conversion chip;
Described data-carrier store Memory Extension Identification display data (EDID), and the DVI signal received is identified, be identified as function signal or unidentified signal to send;
Described DVI decoding chip is configured to be connected to described data-carrier store, receives described DVI signal to be identified as function signal according to described transmission;
Described field programmable gate array (FPGA) chip is configured to be connected to described DVI decoding chip, to receive the TTL signal that described DVI decoding chip sends, and sequential processing is carried out to a described TTL signal obtain the 2nd TTL signal;
Described signal conversion chip is configured to be connected to described field programmable gate array (FPGA) chip, to receive described 2nd TTL signal, and converts described 2nd TTL signal to LVDS signal.
2. signal translating system according to claim 1, it is characterized in that, this system also comprises: TTL signal socket connector, and described TTL signal socket connector is configured to be connected to described field programmable gate array (FPGA) chip, to receive described 2nd TTL signal.
3. signal translating system according to claim 2, is characterized in that, this system also comprises: LVDS signal socket connector, and described LVDS signal socket connector is configured to be connected to described signal conversion chip, to receive described LVDS signal.
4. a display, is characterized in that, this display comprises: signal translating system according to claim 3, body and signal converting line, and the two ends of described signal converting line connect described body and described signal translating system respectively.
5. display according to claim 4, is characterized in that, the two ends of described signal converting line connect described body and described TTL signal socket connector respectively.
6. display according to claim 4, is characterized in that, the two ends of described signal converting line connect described body and described LVDS signal socket connector respectively.
7. a signal conversion method, is characterized in that, the method comprises: use the signal translating system described in any one in claim 1-3,
According to expanded display recognition data (EDID), S101, judges whether described DVI signal identifies successfully;
S102, is identified as function signal when DVI decoding chip receives, and described DVI decoding chip receives described DVI signal, and exports a TTL signal;
S103, carries out sequential processing to a described TTL signal, obtains the 2nd TTL signal;
S104, converts described 2nd TTL signal to LVDS signal;
S105, exports the 2nd TTL signal or LVDS signal.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201410827744.0A CN104575351A (en) | 2014-12-25 | 2014-12-25 | Signal conversion system, displayer and signal conversion method |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201410827744.0A CN104575351A (en) | 2014-12-25 | 2014-12-25 | Signal conversion system, displayer and signal conversion method |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN104575351A true CN104575351A (en) | 2015-04-29 |
Family
ID=53091280
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201410827744.0A Pending CN104575351A (en) | 2014-12-25 | 2014-12-25 | Signal conversion system, displayer and signal conversion method |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN104575351A (en) |
Cited By (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN105118412A (en) * | 2015-09-29 | 2015-12-02 | 京东方科技集团股份有限公司 | DVI (digital visual interface) signal conversion apparatus and DVI signal input test board |
| CN105141877A (en) * | 2015-09-29 | 2015-12-09 | 武汉精测电子技术股份有限公司 | Programmable device-based signal conversion equipment |
| CN105245816A (en) * | 2015-09-29 | 2016-01-13 | 中航华东光电有限公司 | Signal processing circuit and signal processing method |
| CN106027938A (en) * | 2016-06-16 | 2016-10-12 | 南京大学 | System for converting DVI (Digital Video Interface) signals into EDP (Electronic Data Processing) signals, and signal converting method |
| CN108282599A (en) * | 2017-01-04 | 2018-07-13 | 深圳市巨烽显示科技有限公司 | A kind of 3D display device and Endoscope-assisted diagnostic system |
| CN109147634A (en) * | 2018-10-22 | 2019-01-04 | 苏州华兴源创科技股份有限公司 | A kind of generating device and method of display screen detection signal |
Citations (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20090268087A1 (en) * | 2008-04-29 | 2009-10-29 | Shenzhen Mindray Bio-Medical Electronics Co., Ltd. | Device and method for ultrasonic video display |
| CN101710946A (en) * | 2009-12-24 | 2010-05-19 | 中国航空工业集团公司第六三一研究所 | System and method for switching and converting video signals |
| CN201611935U (en) * | 2009-12-25 | 2010-10-20 | 四川虹欧显示器件有限公司 | Video signal transformation device |
| CN202406236U (en) * | 2011-12-13 | 2012-08-29 | 长春博益信息技术有限公司 | Naked-eye 3-dimensional display system |
| CN103813125A (en) * | 2014-03-03 | 2014-05-21 | 安庆师范学院 | Multi-branch digital image processing system |
| CN203708370U (en) * | 2014-03-03 | 2014-07-09 | 安庆师范学院 | Multipath digital image processing system |
| CN203851223U (en) * | 2014-05-07 | 2014-09-24 | 无锡科技职业学院 | Conversion circuit converting LVDS to DVI and HDMI based on FPGA |
-
2014
- 2014-12-25 CN CN201410827744.0A patent/CN104575351A/en active Pending
Patent Citations (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20090268087A1 (en) * | 2008-04-29 | 2009-10-29 | Shenzhen Mindray Bio-Medical Electronics Co., Ltd. | Device and method for ultrasonic video display |
| CN101710946A (en) * | 2009-12-24 | 2010-05-19 | 中国航空工业集团公司第六三一研究所 | System and method for switching and converting video signals |
| CN201611935U (en) * | 2009-12-25 | 2010-10-20 | 四川虹欧显示器件有限公司 | Video signal transformation device |
| CN202406236U (en) * | 2011-12-13 | 2012-08-29 | 长春博益信息技术有限公司 | Naked-eye 3-dimensional display system |
| CN103813125A (en) * | 2014-03-03 | 2014-05-21 | 安庆师范学院 | Multi-branch digital image processing system |
| CN203708370U (en) * | 2014-03-03 | 2014-07-09 | 安庆师范学院 | Multipath digital image processing system |
| CN203851223U (en) * | 2014-05-07 | 2014-09-24 | 无锡科技职业学院 | Conversion circuit converting LVDS to DVI and HDMI based on FPGA |
Cited By (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN105118412A (en) * | 2015-09-29 | 2015-12-02 | 京东方科技集团股份有限公司 | DVI (digital visual interface) signal conversion apparatus and DVI signal input test board |
| CN105141877A (en) * | 2015-09-29 | 2015-12-09 | 武汉精测电子技术股份有限公司 | Programmable device-based signal conversion equipment |
| CN105245816A (en) * | 2015-09-29 | 2016-01-13 | 中航华东光电有限公司 | Signal processing circuit and signal processing method |
| CN105141877B (en) * | 2015-09-29 | 2019-02-12 | 武汉精测电子集团股份有限公司 | A kind of chromacoder based on programming device |
| CN106027938A (en) * | 2016-06-16 | 2016-10-12 | 南京大学 | System for converting DVI (Digital Video Interface) signals into EDP (Electronic Data Processing) signals, and signal converting method |
| CN106027938B (en) * | 2016-06-16 | 2019-04-05 | 南京大学 | A kind of DVI signal turns the system and signal conversion method of EDP signal |
| CN108282599A (en) * | 2017-01-04 | 2018-07-13 | 深圳市巨烽显示科技有限公司 | A kind of 3D display device and Endoscope-assisted diagnostic system |
| CN108282599B (en) * | 2017-01-04 | 2020-09-04 | 深圳市巨烽显示科技有限公司 | 3D display and endoscope auxiliary diagnosis system |
| CN109147634A (en) * | 2018-10-22 | 2019-01-04 | 苏州华兴源创科技股份有限公司 | A kind of generating device and method of display screen detection signal |
| CN109147634B (en) * | 2018-10-22 | 2022-05-27 | 苏州华兴源创科技股份有限公司 | Device and method for generating display screen detection signal |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN104575351A (en) | Signal conversion system, displayer and signal conversion method | |
| US9418618B2 (en) | Video signal transmission apparatus, play system and video signal transmission method | |
| US10152447B2 (en) | Universal serial bus converter circuit and related method | |
| EP2889874A1 (en) | Wireless display sink device | |
| US9955112B2 (en) | Digital-image transmission apparatus which performs communication, self-diagnosis, and control | |
| CN105657485A (en) | Audio/video playing equipment | |
| US20140015873A1 (en) | Electronic display device and method for controlling the electronic display device | |
| US20160351147A1 (en) | Apparatus and method for driving display substrate and display device | |
| CN103794172A (en) | Interface converting circuit, display panel driving method and display device | |
| US9386193B2 (en) | Signal transmitting device, signal transmitting/receiving device, and image display device | |
| US9787995B2 (en) | Source driver, driving circuit and display apparatus | |
| CN105376512A (en) | Signal conversion device based on programmable logic device | |
| US20180090093A1 (en) | Timing controller, source driver ic and source driving method | |
| CN114267293B (en) | Display device and display method thereof | |
| CN104240641B (en) | A kind of LED display control method and control system | |
| CN105472287A (en) | Device and method for single-path to multiple-path conversion of single path of HDMI video signals | |
| TW201506900A (en) | Image transmission apparatus and image processing method thereof | |
| CN109922367B (en) | Video IC chip, video IC system, and method for video IC chip | |
| WO2017113704A1 (en) | Television core board testing apparatus | |
| CN106878650B (en) | DVI to VGA video conversion device and method thereof | |
| US20160247473A1 (en) | Transmission device, reception device, transmission/reception system, and image display system | |
| US20160360122A1 (en) | Signal input switching circuit, method of controlling signal input switching circuit, and display device | |
| CN204031327U (en) | Based on DisplayPort, realize the control device of video wall splicing | |
| JP2016035488A (en) | Timing controller and display device using the same | |
| KR20150047810A (en) | Image transmitting apparatus for inspecting display panel and inspection method for display panel |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| RJ01 | Rejection of invention patent application after publication | ||
| RJ01 | Rejection of invention patent application after publication |
Application publication date: 20150429 |