CN104575313B - A kind of eight rank LED light cube display screens - Google Patents

A kind of eight rank LED light cube display screens Download PDF

Info

Publication number
CN104575313B
CN104575313B CN201510042626.3A CN201510042626A CN104575313B CN 104575313 B CN104575313 B CN 104575313B CN 201510042626 A CN201510042626 A CN 201510042626A CN 104575313 B CN104575313 B CN 104575313B
Authority
CN
China
Prior art keywords
pin
chip
exclusion
resistance
led diodes
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201510042626.3A
Other languages
Chinese (zh)
Other versions
CN104575313A (en
Inventor
陈春雷
王慧
巫向文
石友彬
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Guangdong Ocean University
Original Assignee
Guangdong Ocean University
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Guangdong Ocean University filed Critical Guangdong Ocean University
Priority to CN201510042626.3A priority Critical patent/CN104575313B/en
Publication of CN104575313A publication Critical patent/CN104575313A/en
Application granted granted Critical
Publication of CN104575313B publication Critical patent/CN104575313B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09FDISPLAYING; ADVERTISING; SIGNS; LABELS OR NAME-PLATES; SEALS
    • G09F9/00Indicating arrangements for variable information in which the information is built-up on a support by selection or combination of individual elements
    • G09F9/30Indicating arrangements for variable information in which the information is built-up on a support by selection or combination of individual elements in which the desired character or characters are formed by combining individual elements
    • G09F9/33Indicating arrangements for variable information in which the information is built-up on a support by selection or combination of individual elements in which the desired character or characters are formed by combining individual elements being semiconductor devices, e.g. diodes
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/30Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
    • G09G3/32Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
    • G09G3/3208Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
    • G09G3/3225Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED] using an active matrix

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Led Device Packages (AREA)
  • Devices For Indicating Variable Information By Combining Individual Elements (AREA)

Abstract

A kind of eight rank LED light cube display screens, are provided with light cube and controlling organization, light cube is provided with substrate, is arranged at N number of round Pai of substratek(k=1,2,3 ..., N 1, N), N root wires Cs(s=1,2,3 ..., N 1, N) and the cube structure that is made up of N × N × N number of LED diodes according to matrix arrangement, cube structure is made up of N layers of cubic plane layer, and the LED diodes structure in every layer of cubic plane layer is in N rows, N column matrix structural arrangements.Controlling organization is provided with power supply VCC, chip U1, latch units and switch amplifying unit.Eight rank LED light cube display screens are not provided with support, and stereoscopic matrix structure is directly constituted by LED light emitting diodes, have that permeability is good, third dimension strong, the characteristics of display effect is good in working condition, and controlling organization circuit structure is simple, and control effect is good.

Description

A kind of eight rank LED light cube display screens
Technical field
The present invention relates to technical field of LED display, more particularly to a kind of eight ranks LED light cube display screen.
Background technology
With the development of the high speed development and broadband network of information-intensive society, digitized multimedia show is in message area In gradually occupy main flow, new large-screen display equipment will replace conventional television to turn into people enjoying in information and multimedia The center of appearance.
LED display is generally made up of LED matrix block, it is possible to achieve dynamic graphics and text is shown.Dynamic graphics and text display screen can be with Computer simultaneous display Chinese character, English text and figure;Video display screen is controlled using microcomputer, picture and text, image And cyclopentadienyl, with it is real-time, synchronous, clearly information propagation pattern play various information, may also display two dimension, the animation of three-dimensional, video recording, TV, VCD programs and on-the-spot circumstance are relayed.And display picture is bright in luster, third dimension is strong, quiet such as oil painting, moves such as film, It is widely used in the public places such as communications and transportation, station, market, hospital, hotel, securities market, Industrial Management.
Stereoscopic display receives much concern because it can show various space patterns, in the prior art, although light cube LED can To realize stereoscopic display, but be due to it is inevitable in structure the need for support, therefore not penetrating enough, display effect is limited.This Outside, there is circuit structure complexity in control circuit part, control the defect of inconvenience.
Therefore, in view of the shortcomings of the prior art, providing that a kind of stereo display effect is good, the simple eight ranks LED of control structure Light cube display screen is to overcome prior art not enough very necessary.
The content of the invention
A kind of eight ranks LED light cube display screen is provided it is an object of the invention to avoid the deficiencies in the prior art part, The eight ranks LED light cube display screen has that permeability is good, third dimension strong in stereoscopic display, and display effect is good, control structure Simply, the characteristics of control effect is good.
The above-mentioned purpose of the present invention is realized by following technological means.
A kind of eight ranks LED light cube display screen is provided, light cube and controlling organization is provided with;
The smooth cube is provided with substrate, is arranged at N number of round Pai of substratek(k=1,2,3 ..., N-1, N), N Root wire Cs(s=1,2,3 ..., N-1, N) and cube that is made up of N × N × N number of LED diodes according to matrix arrangement Body structure, the cube structure is made up of N layers of cubic plane layer, and the LED diodes structure in every layer of cubic plane layer is in N rows, N Column matrix structural arrangement, wherein N=8;
Round PaikBe provided with it is N number of be arranged in a linear meet hole ikm(m=1,2,3 ..., N-1, N);
Using the plane where parallel to substrate as horizontal plane, the direction parallel to round is X-axis coordinate in the horizontal plane, Perpendicular to the direction of X-axis it is Y-axis coordinate in horizontal plane, is Z axis coordinate perpendicular to the direction of horizontal plane;
Each the cubic plane layer and plane-parallel, with the cubic plane layer farthest apart from horizontal plane for first cube Plane layer D1, remaining N-1 cubic plane layer is followed successively by the second cubic plane layer D2, the 3rd cubic plane layer D3..., N Cubic plane layer DN
The negative electrode pin of each LED diodes includes first paragraph and second segment, and first paragraph and second segment are mutually perpendicular to, and first Plane and plane-parallel where section and second segment;
The negative electrode pin of LED diodes include the 3rd section and the 4th section, the 3rd section and the 4th section is mutually perpendicular to, the 3rd section and First paragraph, second segment are in same plane, and the 4th section perpendicular to horizontal plane;
Each LED diodes according to the aspect where it and its position in specific layer with LED diodes A (I, P, Q) indicate, wherein, I represents the cubic plane layer where the LED diodes, and P represents LED diodes in the layer of cubic plane OK, Q represent LED diodes cubic plane layer in row, and I=1,2,3 ..., N-1, N, P=1,2,3 ..., N-1, N, Q=1,2,3 ..., N-1, N;
Work as Q<During N, the second segment of any LED diodes A (I, P, Q) connects with LED diodes A (I, P, Q+1) second segment Connect;
Any LED diodes A (I, P, N) second segment and wire CsConnection, s=I;
Work as I<During N, the 4th section of any LED diodes A (I, P, Q) and LED diodes A (I+1, P, Q) the 4th section of company Connect;
The 4th section of any LED diodes A (N, P, Q) is with meeting hole ikmConnection, and k=p, m=Q;
The controlling organization is provided with power supply VCC, chip U1, latch units and switch amplifying unit;
The model AT89C51, the chip U1 of the chip U1 is extended by exclusion P1, P2;
The pin 1 of the chip U1 is connected with exclusion P1 pin wei1, and the pin 2 and exclusion P1's of the chip U1 draws Pin wei2 connections, the pin 3 of the chip U1 is connected with exclusion P1 pin wei3, the pin 4 and exclusion P1 of the chip U1 Pin wei4 connections, the pin 5 of the chip U1 is connected with exclusion P1 pin wei5, pin 6 and the row of the chip U1 P1 pin wei6 connections are hindered, the pin 7 of the chip U1 is connected with exclusion P1 pin wei7, the pin 8 of the chip U1 It is connected with exclusion P1 pin wei8, the pin 9 of the chip U1 is connected with exclusion P1 pin RST, and the chip U1's draws Pin 10 is connected with exclusion P1 pin SZ, and the pin 11 of the chip U1 is connected with exclusion P1 pin L1, the chip U1's Pin 12 is connected with exclusion P1 pin L2, and the pin 13 of the chip U1 is connected with exclusion P1 pin L3, the chip U1 Pin 14 be connected with exclusion P1 pin S2, the pin 15 of the chip U1 is connected with exclusion P1 pin S3, the chip U1 pin 16 is connected with exclusion P1 pin S4, and the pin 20 of the chip U1, exclusion P1 pin 1 meet GND;The chip U1 pin 17 is connected with exclusion P1 pin 17, and the pin 18 of the chip U1 is connected with exclusion P1 pin 18, the core Piece U1 pin 19 is connected with exclusion P1 pin 19, and the pin 20 of the chip U1, exclusion P1 pin 20 are connected with GND;
The pin 21 of the chip U1 is connected with exclusion P2 pin SE1, the pin 22 and exclusion P2's of the chip U1 Pin SE2 connections, the pin 23 of the chip U1 is connected with exclusion P2 pin SE3, the pin 24 and exclusion of the chip U1 P2 pin SE4 connections, the pin 25 of the chip U1 is connected with exclusion P2 pin SE5, the pin 26 of the chip U1 with Exclusion P2 pin SE6 connections, the pin 27 of the chip U1 is connected with exclusion P2 pin SE7, the pin of the chip U1 28 are connected with exclusion P2 pin SE8;
The pin 29 of the chip U1 is connected with exclusion P2 pin 12, and the pin 30 of the chip U1, chip U1 draw Pin 31, chip U1 pin 40, exclusion P2 pin 11, exclusion P2 pin 10, exclusion P2 pin 1 meet VCC;
The pin 32 of the chip U1 is connected with exclusion P2 pin NET8, the pin 33 and exclusion P2's of the chip U1 Pin NET7 connections, the pin 34 of the chip U1 is connected with exclusion P2 pin NET6, pin 35 and the row of the chip U1 P2 pin NET5 connections are hindered, the pin 36 of the chip U1 is connected with exclusion P2 pin NET4, the pin of the chip U1 37 are connected with exclusion P2 pin NET3, and the pin 38 of the chip U1 is connected with exclusion P2 pin NET2, the chip U1 Pin 39 be connected with exclusion P2 pin NET1;
The latch units be provided with eight structure identical point latch units f, f=1,2,3 ..., N-1, N;
Any one point of latch units f is provided with model 74HC573 chip U2, resistance R1 to resistance R8, chip U2 Pin 1, pin 10 be grounded, chip U2 pin 11 is connected with exclusion P2 pin SEf, chip U2 pin 2 and exclusion P2 Pin NET1 connections, chip U2 pin 3 is connected with exclusion P2 pin NET2, chip U2 pin 4 and drawing for exclusion P2 Pin NET3 connections, chip U2 pin 5 is connected with exclusion P2 pin NET4, chip U2 pin 6 and exclusion P2 pin NET5 connections, chip U2 pin 7 is connected with exclusion P2 pin NET6, chip U2 pin 8 and exclusion P2 pin NET7 Connection, chip U2 pin 9 is connected with exclusion P2 pin NET8;
Resistance R1 one end is connected with chip U2 pin 19, resistance the R1 other end and round PaikMeet hole ikm(m= 1, k=f) connect;Resistance R2 one end is connected with chip U2 pin 18, resistance the R2 other end and round PaikMeet hole ikm (m=2, k=f) is connected;Resistance R3 one end is connected with chip U2 pin 17, resistance the R3 other end and round PaikConnect Hole ikm(m=3, k=f) is connected;Resistance R4 one end is connected with chip U2 pin 16, resistance the R4 other end and round Paik Meet hole ikm(m=4, k=f) is connected;Resistance R5 one end is connected with chip U2 pin 15, resistance the R5 other end and round PaikMeet hole ikm(m=5, k=f) is connected;Resistance R6 one end is connected with chip U2 pin 14, the resistance R6 other end with Round PaikMeet hole ikm(m=6, k=f) is connected;Resistance R7 one end is connected with chip U2 pin 13, and resistance R7's is another End and round PaikMeet hole ikm(m=7, k=f) is connected;Resistance R8 one end is connected with chip U2 pin 12, resistance R8's The other end and round PaikMeet hole ikm(m=8, k=f) is connected;
It is described switch amplifying unit be provided with eight structure identical switch-dividing amplifying units w, w=1,2,3 ..., N- 1、N;
Any one switch-dividing amplifying unit w is provided with resistance R0 and triode Q, triode Q grounded emitter, three poles Pipe Q base stage is connected with resistance R0 one end, and the resistance R0 other ends are connected with exclusion P1 pin weiw, triode Q current collection Pole and wire CsConnection, s=w.
It is preferred that, above-mentioned triode Q model SS8050.
It is preferred that, above-mentioned controlling organization is additionally provided with button switch unit, and the button switch unit is provided with four pin and opened Close T2, four foot control T3 and four foot control T4, four foot control T2 one end, four foot control T3 one end, the one of four foot control T4 GND is terminated, the four foot control T2 other end is connected with exclusion P1 pin S2, the four foot control T3 other ends and drawing for exclusion P1 Pin S3 connections, the four foot control T4 other end is connected with exclusion P1 pin S4.
It is preferred that, above-mentioned controlling organization is additionally provided with running lamp judging unit, and the running lamp judging unit is provided with two Pole pipe D1, diode D2, diode D3, resistance R001, resistance R002 and resistance R003, diode D1 negative pole, diode D2 Negative pole, diode D3 negative pole be connected with VCC, resistance R001 one end is connected with diode D1 positive pole, resistance R001's The pin L1 connections of the other end and exclusion, resistance R002 one end is connected with diode D2 positive pole, the resistance R002 other end It is connected with the pin L2 of exclusion, resistance R003 one end is connected with diode D3 positive pole, resistance the R003 other end and exclusion Pin L3 connections.
It is preferred that, work as Q<During N, the of the second segment of any LED diodes A (I, P, Q) and LED diodes A (I, P, Q+1) Two sections are welded to connect.
Any LED diodes A (I, P, N) second segment and wire CsIt is welded to connect, s=I.
It is preferred that, work as I<During N, the 4th section of any LED diodes A (I, P, Q) and the of LED diodes A (I+1, P, Q) Four sections are welded to connect.
It is preferred that, the 4th section of any LED diodes A (N, P, Q) with meeting hole ikmIt is welded to connect, and k=p, m=Q.
The eight rank LED light cube display screens of the present invention, are provided with light cube and controlling organization.The eight ranks LED light cube Display screen directly constitutes stereoscopic matrix structure by LED light emitting diodes, has that permeability is good, third dimension when in the operating condition By force, the characteristics of display effect is good, with the characteristics of control structure is simple, control effect is good.
Brief description of the drawings
Using accompanying drawing, the present invention is further illustrated, but the content in accompanying drawing does not constitute any limit to the present invention System.
Fig. 1 is a kind of structural representation of eight ranks LED light cube display screen of the present invention.
Fig. 2 is the structural representation of Fig. 1 substrate.
Fig. 3 is a kind of preparation process schematic diagram of eight ranks LED light cube display screen of the present invention.
Fig. 4 is the circuit structure signal of the control chip part of the controlling organization of eight ranks LED light cube display screen of the invention Figure.
Fig. 5 is any one point of latch units f of the controlling organization of eight ranks LED light cube display screen of the invention circuit Structural representation.
Fig. 6 is any one switch-dividing amplifying unit w of the controlling organization of eight ranks LED light cube display screen of the invention electricity Line structure schematic diagram.
Fig. 7 is the electrical block diagram of this real button switch unit part.
Fig. 8 is the control chip part running lamp judging unit of the controlling organization of eight ranks LED light cube display screen of the invention Electrical block diagram.
In Fig. 1 into Fig. 3, including:
Substrate 100,
Round 200, connect hole 210,
Wire 300,
LED diodes 400,
First paragraph 410, second segment 420, the 3rd section 430, the 4th section 440.
Embodiment
The invention will be further described with the following Examples.
A kind of eight rank LED light cube display screens, are provided with substrate, are arranged at N number of round Pai of substratek(k=1,2, 3rd ..., N-1, N), N root wires Cs(s=1,2,3 ..., N-1, N) and by N × N × N number of LED diodes according to matrix The cube structure being arranged to make up, cube structure is made up of N layers of cubic plane layer, the poles of LED bis- in every layer of cubic plane layer Pipe structure is in N rows, N column matrix structural arrangements.It should be noted that N is natural number, and N is more than or equal to 2.
Round PaikBe provided with it is N number of be arranged in a linear meet hole ikm(m=1,2,3 ..., N-1, N).
Using the plane where parallel to substrate as horizontal plane, the direction parallel to round is X-axis coordinate in the horizontal plane, Perpendicular to the direction of X-axis it is Y-axis coordinate in horizontal plane, is Z axis coordinate perpendicular to the direction of horizontal plane.
Each cubic plane layer and plane-parallel, with the cubic plane layer farthest apart from horizontal plane for the first cubic plane Layer D1, remaining N-1 cubic plane layer is followed successively by the second cubic plane layer D2, the 3rd cubic plane layer D3..., the N cubes Plane layer DN
The negative electrode pin of each LED diodes includes first paragraph and second segment, and first paragraph and second segment are mutually perpendicular to, and first Plane and plane-parallel where section and second segment.
The negative electrode pin of LED diodes include the 3rd section and the 4th section, the 3rd section and the 4th section is mutually perpendicular to, the 3rd section and First paragraph, second segment are in same plane, and the 4th section perpendicular to horizontal plane.
Each LED diodes are marked according to the position in the aspect where it and specific layer with LED diodes A (I, P, Q) Show, wherein, I represents the cubic plane layer where the LED diodes, and P represents row of the LED diodes in the layer of cubic plane, Q generations Table LED diodes cubic plane layer in row, and I=1,2,3 ..., N-1, N, P=1,2,3 ..., N-1, N, Q=1, 2、3、……、N-1、N。
Work as Q<During N, the second segment of any LED diodes A (I, P, Q) connects with LED diodes A (I, P, Q+1) second segment Connect, specific is to be welded to connect.
Any LED diodes A (I, P, N) second segment and wire CsConnection, s=I is specially welded to connect.
Work as I<During N, the 4th section of any LED diodes A (I, P, Q) and LED diodes A (I+1, P, Q) the 4th section of company Connect, be specially welded to connect.
The 4th section of any LED diodes A (N, P, Q) is with meeting hole ikmConnection, and k=p, m=Q, are specially welded to connect.
By taking an eight rank LED light cube display screens as an example, i.e. N=8, its structural representation are as shown in figure 1, by one piece of substrate 100th, 8 round Paik(k=1,2,3 ..., 7,8), 8 wire Cs(s=1,2,3 ..., N-1, N) and by 8 × 8 × The cube structure that 8 LED diodes 400 are constituted according to matrix arrangement, cube structure is made up of 8 layers of cubic plane layer, often The structure of LED diodes 400 in the layer of layer cubic plane is in 8 rows, 8 column matrix structural arrangements.
The structure of substrate 100 and round 200 thereon is as shown in Figure 2.Farthest apart from horizontal plane cubic plane layer is the One cubic plane layer D1, remaining 7 cubic planes layer are arranged in order.
In the layer of same cubic plane, with LED diodes 400 (using the direction in Fig. 1 as reference) from left to right in a line Second segment 420 be welded in the second segments 420 of the adjacent LED diodes 400 in right side, the LED diodes arranged with a line Nei 8 400 wire 300 corresponding with the row of second segment 420 is connected.
In the layer of different cubic planes, using first layer before, after last layer is, from front to back, same to a line, same row The 4th section 440 of LED diodes 400 welding with it is adjacent behind the 4th section 440 of LED diodes 400 of one layer, the 8th layer The 4th section 440 of LED diodes 400, which is welded in, corresponding connects hole 210.
The eight ranks LED light cube display screen, it is not necessary to be especially provided for placing the support of LED diodes 400 is all logical The pin for crossing LED diodes 400 realizes a cube matrix structure in itself.Its preparation process can be operated as follows, as shown in Figure 3:
First, prepare and the negative electrode pin bending of LED diodes 400 is formed into first paragraph 410 and second segment 420, Ran Hou With in a line by the of the second segment 420 of the previous negative electrode pin of LED diodes 400 and the negative electrode pin of adjacent LED diode 400 It is welded to connect for two section 420, by the second segment 420 of last negative electrode pin of LED diodes 400 in a line and corresponding wire 300 connections.
Then the 4th section 440 of the LED diodes 400 of front and rear two layers of respective column is welded and one layer of corresponding LED below The 4th section 440 of diode 400, the 4th section 440 of last layer of LED diode 400 is welded with the corresponding hole 210 that connects.It is complete Into the preparation of light cube volume matrix.
It should be noted that this preparation method is a kind of mode therein, can also be first by each LED diodes 400 pin is converted into first paragraph 410, second segment 420, the 3rd section 430, the 4th section 440 of structure, then again by each LED bis- The pin correspondence of pole pipe 400 carries out welding and realizes cube matrix structure.Specific preparation method does not limit to this.
Each LED diodes 400 are controlled by controlling organization, and controlling organization is realized by wire 300 and round 200 With the connection of LED diodes 400.
Accompanying drawing 4 to 8 is the circuit diagram of the controlling organization part of the eight ranks light cube display screen, and controlling organization is provided with Power supply VCC, chip U1, latch units and switch amplifying unit.
Chip U1 model AT89C51, chip U1 are extended by exclusion P1, P2.
As shown in figure 4, chip U1 pin 1 is connected with exclusion P1 pin wei1, chip U1 pin 2 and exclusion P1's Pin wei2 connections, chip U1 pin 3 is connected with exclusion P1 pin wei3, the pin 4 and exclusion P1's of the chip U1 Pin wei4 connections, chip U1 pin 5 is connected with exclusion P1 pin wei5, chip U1 pin 6 and exclusion P1 pin Wei6 connections, chip U1 pin 7 is connected with exclusion P1 pin wei7, chip U1 pin 8 and exclusion P1 pin wei8 Connection, chip U1 pin 9 is connected with exclusion P1 pin RST, and chip U1 pin 10 is connected with exclusion P1 pin SZ, institute State chip U1 pin 11 to be connected with exclusion P1 pin L1, chip U1 pin 12 is connected with exclusion P1 pin L2, chip U1 pin 13 is connected with exclusion P1 pin L3, and chip U1 pin 14 is connected with exclusion P1 pin S2, and chip U1's draws Pin 15 is connected with exclusion P1 pin S3, and chip U1 pin 16 is connected with exclusion P1 pin S4, chip U1 pin 20, row Resistance P1 pin 1 meets GND;Chip U1 pin 17 is connected with exclusion P1 pin 17, chip U1 pin 18 and exclusion P1's Pin 18 is connected, and chip U1 pin 19 is connected with exclusion P1 pin 19, chip U1 pin 20, exclusion P1 pin 20 with GND connections.
Chip U1 pin 21 is connected with exclusion P2 pin SE1, and chip U1 pin 22 connects with exclusion P2 pin SE2 Connect, chip U1 pin 23 is connected with exclusion P2 pin SE3, chip U1 pin 24 is connected with exclusion P2 pin SE4, core Piece U1 pin 25 is connected with exclusion P2 pin SE5, and chip U1 pin 26 is connected with exclusion P2 pin SE6, chip U1 Pin 27 be connected with exclusion P2 pin SE7, chip U1 pin 28 is connected with exclusion P2 pin SE8.
Chip U1 pin 29 is connected with exclusion P2 pin 12, chip U1 pin 30, chip U1 pin 31, chip U1 pin 40, exclusion P2 pin 11, exclusion P2 pin 10, exclusion P2 pin 1 meet VCC.
Chip U1 pin 32 is connected with exclusion P2 pin NET8, chip U1 pin 33 and exclusion P2 pin NET7 Connection, chip U1 pin 34 is connected with exclusion P2 pin NET6, and chip U1 pin 35 connects with exclusion P2 pin NET5 Connect, chip U1 pin 36 is connected with exclusion P2 pin NET4, chip U1 pin 37 is connected with exclusion P2 pin NET3, Chip U1 pin 38 is connected with exclusion P2 pin NET2, and chip U1 pin 39 is connected with exclusion P2 pin NET1.
Latch units be provided with eight structure identical point latch units f, f=1,2,3 ..., N-1, N.
As shown in figure 5, any one point of latch units f is provided with model 74HC573 chip U2, resistance R1 to resistance R8, chip U2 pin 1, pin 10 are grounded, and chip U2 pin 11 is connected with exclusion P2 pin SEf, chip U2 pin 2 It is connected with exclusion P2 pin NET1, chip U2 pin 3 is connected with exclusion P2 pin NET2, chip U2 pin 4 and row P2 pin NET3 connections are hindered, chip U2 pin 5 is connected with exclusion P2 pin NET4, chip U2 pin 6 and exclusion P2 Pin NET5 connections, chip U2 pin 7 is connected with exclusion P2 pin NET6, chip U2 pin 8 and drawing for exclusion P2 Pin NET7 connections, chip U2 pin 9 is connected with exclusion P2 pin NET8.
Resistance R1 one end is connected with chip U2 pin 19, resistance the R1 other end and round PaikMeet hole ikm(m= 1, k=f) connect;Resistance R2 one end is connected with chip U2 pin 18, resistance the R2 other end and round PaikMeet hole ikm (m=2, k=f) is connected;Resistance R3 one end is connected with chip U2 pin 17, resistance the R3 other end and round PaikConnect Hole ikm(m=3, k=f) is connected;Resistance R4 one end is connected with chip U2 pin 16, resistance the R4 other end and round Paik Meet hole ikm(m=4, k=f) is connected;Resistance R5 one end is connected with chip U2 pin 15, resistance the R5 other end and round PaikMeet hole ikm(m=5, k=f) is connected;Resistance R6 one end is connected with chip U2 pin 14, the resistance R6 other end with Round PaikMeet hole ikm(m=6, k=f) is connected;Resistance R7 one end is connected with chip U2 pin 13, and resistance R7's is another End and round PaikMeet hole ikm(m=7, k=f) is connected;Resistance R8 one end is connected with chip U2 pin 12, resistance R8's The other end and round PaikMeet hole ikm(m=8, k=f) is connected.
Switch amplifying unit be provided with eight structure identical switch-dividing amplifying units w, w=1,2,3 ..., N-1, N.
As shown in fig. 6, any one switch-dividing amplifying unit w is provided with resistance R0 and triode Q, triode Q transmitting Pole is grounded, and triode Q base stage is connected with resistance R0 one end, and the resistance R0 other ends are connected with exclusion P1 pin weiw, and three Pole pipe Q colelctor electrode and wire CsConnection, s=w.Triode Q model SS8050.
The controlling organization is additionally provided with button switch unit, as shown in fig. 7, button switch unit is provided with four foot controls T2, four foot control T3 and four foot control T4, four foot control T2 one end, four foot control T3 one end, four foot control T4 one end GND is met, the four foot control T2 other end is connected with exclusion P1 pin S2, the four foot control T3 other end and exclusion P1 pin S3 connections, the four foot control T4 other end is connected with exclusion P1 pin S4.
Controlling organization is additionally provided with running lamp judging unit, as shown in figure 8, running lamp judging unit is provided with diode D1, diode D2, diode D3, resistance R001, resistance R002 and resistance R003, diode D1 negative pole, diode D2 it is negative Pole, diode D3 negative pole are connected with VCC, and resistance R001 one end is connected with diode D1 positive pole, and resistance R001's is another End is connected with the pin L1 of exclusion, and resistance R002 one end is connected with diode D2 positive pole, the resistance R002 other end and row The pin L2 connections of resistance, resistance R003 one end is connected with diode D3 positive pole, the resistance R003 other end and drawing for exclusion Pin L3 connections.
The eight ranks LED light cube display screen, building for cube volume matrix is realized by the pin of LED diodes 400 itself, Entirety need not set support, have that permeability is good, third dimension strong, the characteristics of display effect is good in working condition.It is controlled Mechanism structure processed is simple, and control result is accurate.
Finally it should be noted that the above embodiments are merely illustrative of the technical solutions of the present invention rather than the present invention is protected The limitation of scope, although being explained in detail with reference to preferred embodiment to the present invention, one of ordinary skill in the art should manage Solution, technical scheme can be modified or equivalent substitution, without departing from technical solution of the present invention essence and Scope.

Claims (1)

1. a kind of eight ranks LED light cube display screen, it is characterised in that:It is provided with light cube and controlling organization;
The smooth cube is provided with substrate, is arranged at N number of round Pai of substratek(k=1,2,3 ..., N-1, N), N roots lead Line Cs(s=1,2,3 ..., N-1, N) and the cube knot that is made up of N × N × N number of LED diodes according to matrix arrangement Structure, the cube structure is made up of N layers of cubic plane layer, and the LED diodes structure in every layer of cubic plane layer is in N rows, N row squares Battle array structural arrangement, wherein N=8;
Round PaikBe provided with it is N number of be arranged in a linear meet hole ikm(m=1,2,3 ..., N-1, N);
Using the plane where parallel to substrate as horizontal plane, the direction parallel to round is X-axis coordinate in the horizontal plane, in level In face perpendicular to the direction of X-axis be Y-axis coordinate, perpendicular to the direction of horizontal plane be Z axis coordinate;
Each the cubic plane layer and plane-parallel, with the cubic plane layer farthest apart from horizontal plane for the first cubic plane Layer D1, remaining N-1 cubic plane layer is followed successively by the second cubic plane layer D2, the 3rd cubic plane layer D3..., the N cubes Plane layer DN
The negative electrode pin of each LED diodes includes first paragraph and second segment, and first paragraph and second segment are mutually perpendicular to, first paragraph and Plane and plane-parallel where second segment;
The negative electrode pin of LED diodes includes the 3rd section and the 4th section, and the 3rd section and the 4th section is mutually perpendicular to, the 3rd section and first Section, second segment are in same plane, and the 4th section perpendicular to horizontal plane;
Each LED diodes are marked according to the aspect where it and its position in specific layer with LED diodes A (I, P, Q) Show, wherein, I represents the cubic plane layer where the LED diodes, and P represents row of the LED diodes in the layer of cubic plane, Q generations Table LED diodes cubic plane layer in row, and I=1,2,3 ..., N-1, N, P=1,2,3 ..., N-1, N, Q=1, 2、3、……、N-1、N;
Work as Q<During N, the second segment of any LED diodes A (I, P, Q) is connected with LED diodes A (I, P, Q+1) second segment;
Any LED diodes A (I, P, N) second segment and wire CsConnection, s=I;
Work as I<During N, the 4th section of any LED diodes A (I, P, Q) connects with the 4th section of LED diodes A (I+1, P, Q);
The 4th section of any LED diodes A (N, P, Q) is with meeting hole ikmConnection, and k=p, m=Q;
The controlling organization is provided with power supply VCC, chip U1, latch units and switch amplifying unit;
The model AT89C51, the chip U1 of the chip U1 is extended by exclusion P1, P2;
The pin 1 of the chip U1 is connected with exclusion P1 pin wei1, the pin 2 of the chip U1 and exclusion P1 pin Wei2 connections, the pin 3 of the chip U1 is connected with exclusion P1 pin wei3, the pin 4 and exclusion P1's of the chip U1 Pin wei4 connections, the pin 5 of the chip U1 is connected with exclusion P1 pin wei5, the pin 6 and exclusion of the chip U1 P1 pin wei6 connections, the pin 7 of the chip U1 is connected with exclusion P1 pin wei7, the pin 8 of the chip U1 with Exclusion P1 pin wei8 connections, the pin 9 of the chip U1 is connected with exclusion P1 pin RST, the pin of the chip U1 10 are connected with exclusion P1 pin SZ, and the pin 11 of the chip U1 is connected with exclusion P1 pin L1, and the chip U1's draws Pin 12 is connected with exclusion P1 pin L2, and the pin 13 of the chip U1 is connected with exclusion P1 pin L3, the chip U1's Pin 14 is connected with exclusion P1 pin S2, and the pin 15 of the chip U1 is connected with exclusion P1 pin S3, the chip U1 Pin 16 be connected with exclusion P1 pin S4, the pin 20 of the chip U1, exclusion P1 pin 1 meet GND;The chip U1 Pin 17 be connected with exclusion P1 pin 17, the pin 18 of the chip U1 is connected with exclusion P1 pin 18, the chip U1 pin 19 is connected with exclusion P1 pin 19, and the pin 20 of the chip U1, exclusion P1 pin 20 are connected with GND;
The pin 21 of the chip U1 is connected with exclusion P2 pin SE1, the pin 22 of the chip U1 and exclusion P2 pin SE2 connections, the pin 23 of the chip U1 is connected with exclusion P2 pin SE3, the pin 24 and exclusion P2's of the chip U1 Pin SE4 connections, the pin 25 of the chip U1 is connected with exclusion P2 pin SE5, the pin 26 and exclusion of the chip U1 P2 pin SE6 connections, the pin 27 of the chip U1 is connected with exclusion P2 pin SE7, the pin 28 of the chip U1 with Exclusion P2 pin SE8 connections;
The pin 29 of the chip U1 is connected with exclusion P2 pin 12, the pin 30 of the chip U1, chip U1 pin 31, Chip U1 pin 40, exclusion P2 pin 11, exclusion P2 pin 10, exclusion P2 pin 1 meet VCC;
The pin 32 of the chip U1 is connected with exclusion P2 pin NET8, the pin 33 of the chip U1 and exclusion P2 pin NET7 connections, the pin 34 of the chip U1 is connected with exclusion P2 pin NET6, the pin 35 and exclusion P2 of the chip U1 Pin NET5 connections, the pin 36 of the chip U1 is connected with exclusion P2 pin NET4, the pin 37 of the chip U1 with Exclusion P2 pin NET3 connections, the pin 38 of the chip U1 is connected with exclusion P2 pin NET2, and the chip U1's draws Pin 39 is connected with exclusion P2 pin NET1;
The latch units be provided with eight structure identical point latch units f, f=1,2,3 ..., N-1, N;
Any one point of latch units f is provided with model 74HC573 chip U2, resistance R1 to resistance R8, and chip U2's draws Pin 1, pin 10 are grounded, and chip U2 pin 11 is connected with exclusion P2 pin SEf, chip U2 pin 2 and drawing for exclusion P2 Pin NET1 connections, chip U2 pin 3 is connected with exclusion P2 pin NET2, chip U2 pin 4 and exclusion P2 pin NET3 connections, chip U2 pin 5 is connected with exclusion P2 pin NET4, chip U2 pin 6 and exclusion P2 pin NET5 Connection, chip U2 pin 7 is connected with exclusion P2 pin NET6, and chip U2 pin 8 is connected with exclusion P2 pin NET7, Chip U2 pin 9 is connected with exclusion P2 pin NET8;
Resistance R1 one end is connected with chip U2 pin 19, resistance the R1 other end and round PaikMeet hole ikm(m=1, k =f) connection;Resistance R2 one end is connected with chip U2 pin 18, resistance the R2 other end and round PaikMeet hole ikm(m =2, k=f) connection;Resistance R3 one end is connected with chip U2 pin 17, resistance the R3 other end and round PaikConnect hole ikm(m=3, k=f) is connected;Resistance R4 one end is connected with chip U2 pin 16, resistance the R4 other end and round Paik's Meet hole ikm(m=4, k=f) is connected;Resistance R5 one end is connected with chip U2 pin 15, resistance the R5 other end and round PaikMeet hole ikm(m=5, k=f) is connected;Resistance R6 one end is connected with chip U2 pin 14, the resistance R6 other end with Round PaikMeet hole ikm(m=6, k=f) is connected;Resistance R7 one end is connected with chip U2 pin 13, and resistance R7's is another End and round PaikMeet hole ikm(m=7, k=f) is connected;Resistance R8 one end is connected with chip U2 pin 12, resistance R8's The other end and round PaikMeet hole ikm(m=8, k=f) is connected;
It is described switch amplifying unit be provided with eight structure identical switch-dividing amplifying units w, w=1,2,3 ..., N-1, N;
Any one switch-dividing amplifying unit w is provided with resistance R0 and triode Q, triode Q grounded emitter, triode Q Base stage be connected with resistance R0 one end, the resistance R0 other ends are connected with exclusion P1 pin weiw, triode Q colelctor electrode with Wire CsConnection, s=w;
The model SS8050 of the triode Q;The controlling organization is additionally provided with button switch unit, and the button switching is single Member is provided with four foot control T2, four foot control T3 and four foot control T4, four foot control T2 one end, four foot control T3 one end, A four foot control T4 termination GND, the four foot control T2 other end is connected with exclusion P1 pin S2, and four foot control T3's is another End is connected with exclusion P1 pin S3, and the four foot control T4 other end is connected with exclusion P1 pin S4;
The controlling organization is additionally provided with running lamp judging unit, and the running lamp judging unit is provided with diode D1, two poles Pipe D2, diode D3, resistance R001, resistance R002 and resistance R003, diode D1 negative pole, diode D2 negative pole, two poles Pipe D3 negative pole is connected with VCC, and resistance R001 one end is connected with diode D1 positive pole, resistance the R001 other end and exclusion Pin L1 connections, resistance R002 one end is connected with diode D2 positive pole, the resistance R002 other end and the pin of exclusion L2 connections, resistance R003 one end is connected with diode D3 positive pole, the pin L3 connections of resistance the R003 other end and exclusion;
Work as Q<During N, the second segment of any LED diodes A (I, P, Q) connects with LED diodes A (I, P, Q+1) second segment welding Connect;
Any LED diodes A (I, P, N) second segment and wire CsIt is welded to connect, s=I;Work as I<During N, any LED diodes A The 4th section of (I, P, Q) is welded to connect with the 4th section of LED diodes A (I+1, P, Q);
The 4th section of any LED diodes A (N, P, Q) is with meeting hole ikmIt is welded to connect, and k=p, m=Q.
CN201510042626.3A 2015-01-28 2015-01-28 A kind of eight rank LED light cube display screens Active CN104575313B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201510042626.3A CN104575313B (en) 2015-01-28 2015-01-28 A kind of eight rank LED light cube display screens

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201510042626.3A CN104575313B (en) 2015-01-28 2015-01-28 A kind of eight rank LED light cube display screens

Publications (2)

Publication Number Publication Date
CN104575313A CN104575313A (en) 2015-04-29
CN104575313B true CN104575313B (en) 2017-10-13

Family

ID=53091246

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201510042626.3A Active CN104575313B (en) 2015-01-28 2015-01-28 A kind of eight rank LED light cube display screens

Country Status (1)

Country Link
CN (1) CN104575313B (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN110992842B (en) * 2019-11-23 2022-04-26 武汉纺织大学 Method for rapidly manufacturing LED colorful light cube
CN112363684A (en) * 2020-12-01 2021-02-12 黑龙江建筑职业技术学院 Three-dimensional image display method of LED three-dimensional stereoscopic display

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2005209974A (en) * 2004-01-26 2005-08-04 Fujikura Ltd Light emitting element
DE102004019823A1 (en) * 2004-04-23 2005-11-10 Carl Zeiss Jena Gmbh Light splitting cube made of two prisms and incorporating a diffracting structure
KR101262908B1 (en) * 2011-10-18 2013-05-09 광주과학기술원 X-cube type color combiner
CA2780259A1 (en) * 2012-06-12 2013-12-12 George Uh-Schu Liau A photovoltaic case
CN203760054U (en) * 2014-04-11 2014-08-06 管存忠 LED light cube
CN204099966U (en) * 2014-08-25 2015-01-14 郑德悦 Light cubic inch Clock lamp tool
CN204406930U (en) * 2015-01-28 2015-06-17 广东海洋大学 A kind of eight rank LED light cube display screens

Also Published As

Publication number Publication date
CN104575313A (en) 2015-04-29

Similar Documents

Publication Publication Date Title
CN105117835B (en) A kind of electric network information computer room three-dimensional visualization management platform based on B/S frameworks
CN106408631B (en) Three-dimensional macro methods of exhibiting and system
CN107957782A (en) A kind of museum&#39;s Interactive Experience system
CN101820532A (en) Method for realizing full three-dimensional intelligent virtual computer room
US6526375B1 (en) Self-configuring store-and-forward computer network
CN104575313B (en) A kind of eight rank LED light cube display screens
CN207124000U (en) LED advertisement screen and LED advertisement play systems
CN205487073U (en) Interactive sand table system of intelligent projection
CN102810295A (en) Intelligent led display screen
CN102339629A (en) Immersive tunnel multimedia interactive display system and method thereof
CN103247221A (en) Laser-induced interactive digital sand table model
Sun et al. A synchronous distributed cloud-based virtual reality meeting system for architectural and urban design
CN103839186B (en) Mine operating condition 3D visualization method based on object-message tree
CN1753030A (en) Human machine interactive frame, faced to three dimensional model construction
Maher et al. Designing virtual architecture
CN110222443A (en) A kind of computer room engineering cable arrangement method based on BIM
CN103839476B (en) Three-dimensional Simulation System made by a kind of transformer assembling prison
CN204406930U (en) A kind of eight rank LED light cube display screens
CN102737567B (en) Multimedia orthographic projection digital model interactive integration system
CN204406929U (en) A kind of LED light cube
CN203134238U (en) Multimedia interactive sand table display device
CN112184881A (en) Multi-level overall process monitoring method for power equipment
CN204406961U (en) A kind of control gear of eight rank LED light cube display screens
CN110609825A (en) Power system graphic data visualization processing method and device
CN206470694U (en) A kind of visual scene device based on VR reality

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant