CN104573572B - The method of read write chip identifier through encrypting - Google Patents
The method of read write chip identifier through encrypting Download PDFInfo
- Publication number
- CN104573572B CN104573572B CN201410025341.4A CN201410025341A CN104573572B CN 104573572 B CN104573572 B CN 104573572B CN 201410025341 A CN201410025341 A CN 201410025341A CN 104573572 B CN104573572 B CN 104573572B
- Authority
- CN
- China
- Prior art keywords
- field
- chip identifier
- sha
- written
- otp register
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
- G06F21/70—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer
- G06F21/78—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure storage of data
- G06F21/79—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure storage of data in semiconductor storage media, e.g. directly-addressable memories
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
- G06F21/70—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer
- G06F21/71—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure computing or processing of information
- G06F21/73—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure computing or processing of information by creating or determining hardware identification, e.g. serial numbers
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2221/00—Indexing scheme relating to security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
- G06F2221/21—Indexing scheme relating to G06F21/00 and subgroups addressing additional information or applications relating to security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
- G06F2221/2153—Using hardware token as a secondary aspect
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Theoretical Computer Science (AREA)
- Computer Security & Cryptography (AREA)
- Physics & Mathematics (AREA)
- Software Systems (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Mathematical Physics (AREA)
- Storage Device Security (AREA)
Abstract
The present invention relates to reading/writing methods, disclose a kind of method of read write chip identifier through encrypting.The chip identifier being written into the present invention in one time programming OTP register, carry out the operation of secure hash algorithm SHA, it obtains through the encrypted chip identifier of SHA, then the encrypted chip identifier is written in the setting address in OTP register, when reading chip identifier from OTP register, SHA operation encryption is carried out to above-mentioned encrypted chip identifier again, end user obtains by encrypted chip identifier twice.Compared with prior art, the chip identifier that user is eventually displayed in the present invention passes through encryption twice, since the calculating process of SHA is unilateral and nonreversible, even so hacker is also difficult inversely to be inferred to true chip identifier inside OTP register according to the chip identifier for being eventually displayed to user.
Description
Technical field
The present invention relates to identifier reading writing methods, the in particular to method of read write chip identifier through encrypting.
Background technique
More and more extensive with Embedded Application, the safety of product also becomes more and more important.It is on the one hand to protect
Hardware design is protected, still further aspect is prevented also for the safety of product itself by hacker attack (HACKED).In order to protect core
Data in piece, portion provides a kind of special register: OTP register (One Time in the chip for more and more manufacturers
Programmable, one time programming register).OTP register is that every information is all one-time write, non-rewritable, is fallen
Electricity does not lose data, can read data repeatedly.
Chip identifier Chip ID has uniqueness and unmodifiable requirement, so OTP deposit is generally used at present
Device is realized.The write-in of current Chip ID and reading method are as shown in Figure 1:
It is step 101 first, sets Chip ID；
Followed by step 102, the Chip ID of setting is written to OTP register；
Then step 103 reads the Chip ID of setting when needing to read Chip ID from OTP register；
Final step 104, user obtain the Chip ID of the setting read from OTP register.
The Chip ID of setting, which is written to OTP register, in usual step 2 is realized using electrical fuse e-Fuse,
When produced from silicon chip, all chips are all similarly to be worth, such as 16 0x0 write when the Chip ID of setting
After when entering to OTP register, the value of chip can be changed to the Chip ID of setting, and 16 0x1, last position change for example
Become, the value that final system is read is exactly the Chip ID set in step 101.During this although outside of chip does not have
Variation, but since physical influence of the e-Fuse to chip is bigger, if this chips dissection and analysis is just very easy to find
The position of rewriting can be easy to conversed analysis with optical microscopy and crack these Chip ID.It can certainly be setting be written
The chip (corresponding ID be 0x0) of Chip ID be rewritten as 0x1, realize duplicate copy.Thus the safety of product itself is made
At very big threat.
Summary of the invention
The purpose of the present invention is to provide a kind of methods of read write chip identifier through encrypting, so that user and manufacturer use
The available unique chip identifier Chip ID of OTP register, and be difficult to inversely to be cracked and bootlegging.
In order to solve the above technical problems, the present invention provides a kind of method of read write chip identifier through encrypting, comprising following
Step:
The chip identifier being written into one time programming OTP register carries out the fortune of secure hash algorithm SHA
It calculates, obtains chip identifier encrypted through SHA；
Chip identifier encrypted through SHA is written in the setting address in the OTP register；Wherein,
Before chip identifier encrypted through SHA is written in the setting address in the OTP register, institute is first detected
State whether setting address is programmed to be written；If detecting that the setting address was not yet programmed into, then will be through
The encrypted chip identifier of SHA is written in the setting address in the OTP register；
When reading the chip identifier from the OTP register, obtains and set ground described in the OTP register
Data in location；
The operation that the data of the acquisition are carried out to SHA, obtains reading data encrypted through SHA；
Reading data encrypted through SHA are shown to user.
Compared with prior art, being written to the chip identifier of OTP register in the present invention is obtained after SHA operation
Encryption chip identifier, the chip identifier of the encryption and the above-mentioned chip identifier being written in OTP register are not
Together, therefore the chip identifier being written in OTP register can be encrypted, prevents from being cracked；Also, from
The operation that a SHA can also be passed through when reading the chip identifier of this encryption in OTP register, makes to be eventually displayed to user's
Chip identifier passes through encryption twice, and the above-mentioned chip identifier for being shown to user is with being written in OTP register
Encrypted chip identifier is not also identical, has thus made further to the chip identifier being written in OTP register
Encipherment protection.
Before being written in the setting address in OTP register through the encrypted chip identifier of SHA in the present invention, meeting
First detect whether the setting address is programmed to be written, it, just can will if detecting that setting address was not yet programmed into
Encrypted chip identifier is written in setting address.It does so and is just avoided that chip identifier is repeatedly written identical set
Determine address, avoids malfunctioning.
Since the calculating process of SHA is unilateral and nonreversible, even so hacker is also difficult basis and is eventually displayed to use
The chip identifier at family inversely to be inferred to true chip identifier inside OTP register.In addition, SHA is indefinite length
A string of message, be subject to specific algorithm process, obtain the data of regular length, this data theoretically crack it is highly difficult,
Project Realization is also impossible, thus the chip identifier in the present invention be also it is unique, it is irreproducible.
Preferably, before the computing of SHA, it also comprises the steps of:
Using the chip identifier being written in OTP register as the first field, after first field
Second field is for storing stop position, and the third field after second field is to fill field, in the filling field
Each bit is filled with 0；
The 4th field after the third field is used to indicate the number of bits that first field occupies；
First field, the second field, the bit length summation of third field and the 4th field are 512 bits；
It, will be described in the step of carrying out the operation of SHA in the chip identifier being written into OTP register
512 bits of the first field, the second field, third field and the 4th field composition, carry out the operation of the SHA.
In SHA calculating process, since the data of input must be 512 bits, pass through the standard before above-mentioned SHA operation
Standby step, can be by the bit length summation integrated treatment of the first field, the second field, third field and the 4th field at applicable
In 512 bits of SHA operation, the operability and accuracy of SHA operation ensure that.
Preferably, the chip identifier in the present invention includes ID set by user and ID set by manufacturer, uses this side
Method, even knowing the research staff of whole design details, has lacked any one as long as protecting vendor code or personal code work
Code cannot all crack said chip identifier, blank chip can not be rewritten as the chip of specific Chip ID, than list
There are a vendor code or personal code work safety coefficient higher.
In addition, the present invention is to obtain the ID set by user and ID set by manufacturer by system interface.The system connects
Mouth is at certain sequence, being convenient for next step SHA algorithm to it ID set by user and ID merging treatment set by manufacturer
Carry out calculation process.
In addition, in the data obtained after SHA operation, it is set by manufacturer for taking the N bits of low level in the present invention
Above-mentioned N bits are written in the field for being used to store ID set by manufacturer in OTP register by the bit length of ID；
N1 bit of the low level in above-mentioned N bits is written in OTP register and is used to store ID's set by user
In field.
Due to using the chip identifier information after SHA algorithm operation that can be written to OTP register in a certain order
In, and also will be by the operation of SHA algorithm when reading chip identifier from OTP register, and OTP is deposited in the present invention
The field of ID set by user and the field of ID set by manufacturer have one-to-one position storage relationship in device, this is just
The accuracy of SHA algorithm provides guarantee, keeps entire calculating process in perfect order, it is not easy to occur since positional relationship is incorrect
Caused operation mistake.
As a further improvement of the present invention, OTP register setting is written to through the encrypted chip identifier of SHA operation
Before address in detection operation, if the setting address detected has been programmed into, this write operation will be ignored, also
It can report an error, be thus avoided that because damage OTP register is written in overprogram to upper layer software systems.
As a further improvement of the present invention, the OTP register will be written to by the encrypted chip identifier of SHA
In setting address in step before, can also comprise the steps of:
Chip identifier encrypted through SHA is tested by software, is judged whether the encryption succeeds, such as
Fruit encrypts successfully, then enters back into and described chip identifier encrypted through SHA is written to setting in the OTP register
Determine the step in address.
The chip identifier of mistake can be written to OTP register to avoid due to SHA operation mistake by above-mentioned software test
In, moreover, if software test encryption failed, can also provide the prompt of SHA operation mistake, believe convenient for user's time update correlation
Breath, increases operability of the invention.
In addition, the OTP register in the present invention can be to blow laser type OTP register, fusing fuse type OTP deposit
Device or electrical fuse efuse type OTP register.The characteristics of OTP register of these types is exactly one-time write, can not be changed
It writes, if it is desirable, specific sequence number can also be written according to the needs of client in chip manufacturer, in this way, each chip can
There is a different ID number, avoid being replicated, meet chip identifier Chip ID with uniqueness and not modifiable wants
It asks.
Detailed description of the invention
Fig. 1 is the method flow diagram of read write chip identifier through encrypting in the prior art；
Fig. 2 is the method flow diagram of the read write chip identifier through encrypting in first embodiment according to the present invention；
Fig. 3 is the method schematic diagram of the read write chip identifier through encrypting in first embodiment according to the present invention；
Fig. 4 is the data channel of the chip identifier of the write-in OTP register in first embodiment according to the present invention；
Fig. 5 is the data channel of the chip identifier of the reading OTP register in first embodiment according to the present invention；
Fig. 6 is the data channel of the chip identifier of the write-in OTP register in second embodiment according to the present invention.
Specific embodiment
To make the object, technical solutions and advantages of the present invention clearer, below in conjunction with attached drawing to each reality of the invention
The mode of applying is explained in detail.However, it will be understood by those skilled in the art that in each embodiment of the present invention,
In order to make the reader understand this application better, many technical details are proposed.But even if without these technical details and base
In the various changes and modifications of following embodiment, each claim of the application technical side claimed also may be implemented
Case.
The first embodiment of the present invention is related to a kind of methods of read write chip identifier through encrypting.Detailed process such as Fig. 2 institute
Show.
It is step 201 first, obtains the Chip ID being written in OTP register through system interface.
The Chip ID includes ID's set by user, ID set by manufacturer, other customized ID or any combination thereof
ID uses the combination of ID set by user and ID set by manufacturer, as shown in Figure 3 in the present embodiment.In this way,
As long as protecting ID set by user and ID set by manufacturer, even knowing the research staff of whole design details, lack times
It anticipates one and is worth, cannot all crack said chip identifier, blank chip can not be rewritten as the chip of specific Chip ID,
Than singly having a vendor code or personal code work safety coefficient higher.
After system interface obtains the Chip ID that is written in OTP register, need by merging treatment
Process, for ID set by user and ID merging treatment set by manufacturer at certain sequence, to be transported for use in subsequent SHA
It calculates.It is specific as shown in Figure 4:
System interface is written into number 1 in ID(Fig. 4 being set by the user in OTP register first) and manufacturer set
Number 2 in fixed ID(Fig. 4) composition Chip ID as the first field, such as the number 3 in Fig. 4, then in above-mentioned first field
Rear the second field stores stop position, such as the number 4 in Fig. 4, later using the third field after above-mentioned second field as to fill out
Field is filled, each bit in the filling field is filled with 0, such as the number 5 in Fig. 4, finally by the 4th word after third field
Duan Zuowei indicates the number of bits that above-mentioned first field occupies, such as the number 6 in Fig. 4.
Above-mentioned first field, the second field, the bit length summation of third field and the 4th field are 512 bits,
In the bit length of the 4th field be 64 bits, excess-three section bit length is that 512 bits subtract 64 bits, i.e., 448
Position bit.
After the completion of above-mentioned merging process, SHA operation could be carried out to the value of these settings, in SHA calculating process, due to
The data of input must be 512 bits, can be by the first field, the second word by the preparation process before above-mentioned SHA operation
The bit length summation integrated treatment of section, third field and the 4th field ensure that at 512 bits for being suitable for SHA operation
The operability and accuracy of SHA operation.
Followed by step 202, secure hash algorithm SHA(Secure Hash Algorithm is used) algorithm is to setting
Chip ID carries out operation encryption.
SHA algorithm is a string of setting values indefinite length, is subject to specific algorithm process, obtains the number of regular length
According to that is, encrypted Chip ID.
By taking ID set by user [31:0] as an example, as shown in Figure 4.
ID(set by user prepares write-in) initial data is 0XF66FAA55, by SHA operation, encrypted user is set
Fixed ID is 0x8558c7b5d53fb052af498dcf9b17fb487fe877e9=SHA (F66FAA55), is actually written into OTP
The value that is saved of register is 0x7fe877e9, is 0x66c1e9f19 by obtaining the data that OTP register is read out after SHA
A4891253a100e86cac4239a58604ad7=SHA (7fe877e9), the ID for the user setting that software systems are read are
0x58604ad7。
Software thinks that write-in value efuse_pgm_word [103:72] (corresponding ID [31:0] set by user) is
0xF66FAA55, but the practical save value efuse_pgm_real_word [103:72] of OTP register is 0x7FE877E9.
Due to the process of SHA operation be it is unilateral and nonreversible, after carrying out operation to the Chip ID of setting using SHA algorithm
It encrypts obtained Chip ID and is different Chip with the original Chip ID being written in OTP register in step 101
ID, therefore in the case where not knowing ID initial data set by user and ID initial data set by manufacturer, even known
Specific OTP register in ID, and cannot be replicated.
SHA algorithm includes that many algorithms such as SHA160/224/256/384/512 and MD4/MD5/MD6 are realized, is theoretically broken
Solve that highly difficult (i.e. current mathematical analysis theory has been proven that current mathematical tool cannot be by dividing encrypted data
Analysis, counter push away crack out initial data before encrypting), Project Realization is impossible (not to be available the mode of force exhaustion, root
Initial data before encrypting is cracked out according to encrypted data).Its feature is as follows:
1) former input data is pushed away by data summarization is counter, is highly difficult from computational theory；
2) want to find two groups of different data and correspond to identical data summarization, it is from computational theory and very tired
Difficult；
3) variation of any pair of input data, the data summarization for having very high probability that it is caused to generate are totally different.
The specific algorithm of SHA has been existing mature technology, and details are not described herein.
203 are subsequently entered, the setting address in detection OTP register is whether had been programmed into.
It, will will be after SHA be encrypted if detecting that the setting address in above-mentioned OTP register was not yet programmed into
Chip identifier be written in the setting address in OTP register, be thus avoided that and chip identifier be repeatedly written phase
Same setting address, avoids malfunctioning；If detecting that the setting address in above-mentioned OTP register is programmed to be written, neglect
Slightly the operation in the setting address in the OTP register, and upward series of strata will be written to through the encrypted chip identifier of SHA
System reports an error, and is thus avoided that because damage OTP register is written in overprogram, facilitates user's time update relevant information.
Step 204 is subsequently entered, it will be in the setting address through the encrypted Chip ID write-in OTP register of SHA.System
When OTP register is written, ID [143:0] set by manufacturer and ID set by user [31:0] must be written in two times, and number is written
According to by the way that OTP register could really be written after SHA encryption.Specifically:
First above-mentioned encrypted Chip ID, the N bits of low level are taken, the N is the bit long of ID set by manufacturer
Degree, then above-mentioned N bits are written in the field for being used to store ID set by manufacturer in OTP register, then by this N
N1 bit of the low level in a bit is written in the field for storing ID set by user in OTP register.
Wherein, N1 is the bit length of ID set by user.
So far, writing process terminates.
As shown in figure 4, in the present embodiment, the field for being used to store ID set by user in OTP register, for this
The 72nd bit in OTP register from low to high is to the 103rd bit, for storing the field of ID set by manufacturer,
For the 104th bit in the OTP register from low to high to the 247th bit.
Due to using the chip identifier information after SHA algorithm operation that can be written to OTP register in a certain order
In, and in the present invention in OTP register the field of ID set by user and the field of ID set by manufacturer be have it is one-to-one
Relationship is stored in position, this just provides guarantee for the accuracy of SHA algorithm, keeps entire calculating process in perfect order, it is not easy to
Occur due to the incorrect caused operation mistake of positional relationship.
The write-in of OTP register is by electrical fuse e-Fuse, blows laser or fusing fuse is realized in this step
, wherein efuse type OTP register includes the efuse register of the efuse register of coupled capacitor type, series crystal type
With the efuse register of dielectric breakdown type.The OTP register feature that these modes are realized be can only one-time write, can not
It rewrites, but can repeat to read data, if it is desirable, specific sequence can also be written according to the needs of client in chip manufacturer
Row number avoids being replicated in this way, each chip can have a different ID number, meets Chip ID with uniqueness and not
Modifiable requirement.
Step 205 is subsequently entered, system can automatically judge whether it needs reads chip identifier.
If you do not need to reading chip identifier, then judgement movement will be returned to, so circulation is gone down；
If necessary to read chip identifier, next step 205 will be entered.
Step 206, it reads and passes through encrypted chip identifier.
Step 207, second of operation encryption is carried out using encrypted chip identifier of the SHA algorithm to reading.
It also will be by the merging treatment in step 201 before carrying out second of operation encryption to encrypted Chip ID
Process, as shown in the number 3,4,5 and 6 in Fig. 5, the merging treatment process in this step is with the merging treatment mistake in step 201
Cheng Xiangtong is not repeated herein.
It is also identical with the SHA calculating process of step 202 for crossing into the operation for merging treated Chip ID and carrying out SHA,
It is not repeated herein.
Second of SHA operation by this step, has obtained encrypting Chip ID twice.
Step 208 is finally entered, user obtains the chip identifier by encrypting twice.
The Chip ID that user obtains in this step is different from the Chip ID being written in OTP register in step 204
Chip ID, be also different Chip ID with the Chip ID being written in OTP register in step 201, what user obtained
Chip ID is the equal of that have passed through the Chip ID encrypted twice, greatly increases the safety coefficient of Chip ID.
Herein also by taking ID set by user [31:0] as an example, as shown in Figure 5.
System is a kind of including encryption and decryption and key pipe by DRM(DigitalRightManage digital rights management
Reason realize function of keeping secret (Security) hardware) read OTP register in ID when, encrypted by SHA, user can be divided into
Two kinds of situations of the ID of setting and ID set by manufacturer, being embodied in hardware_sel [1:0], (this two can be 00/01/10/
11, corresponding 4 kinds of functions selection respectively corresponds the functions such as CustomID/DevelopID and self-test).Specific address is in DRM
(Security) (system software can configure this address, change hardware_sel, real at offset 0x0100 [4:3]
Existing different function), 2 ' b10 are to read ID set by user, and 2 ' b11 are to read ID set by manufacturer.It is handled, is reached by SHA160
To the purpose of hash hash.
For system, ID [143:0] either set by manufacturer or ID [31:0] set by user are not that OTP is posted
The data that storage saves, the result that software is read all are that have passed through the result of SHA encryption.User is in upper-level system one-time write
After ID set by user is 0xF66FAA55, the ID set by user read every time is 0x58604ad7.
So far, the read-write process of entire chip identifier terminates.
Compared with prior art, being written to the chip identifier of OTP register in the present invention is obtained after SHA operation
Encryption chip identifier, the chip identifier of the encryption and the above-mentioned chip identifier being written in OTP register are not
Together, therefore the chip identifier being written in OTP register can be encrypted, prevents from being cracked；Also, from
The operation that a SHA can also be passed through when reading the chip identifier of this encryption in OTP register, makes to be eventually displayed to user's
Chip identifier passes through encryption twice, and the above-mentioned chip identifier for being shown to user is with being written in OTP register
Encrypted chip identifier is not also identical, has thus made further to the chip identifier being written in OTP register
Encipherment protection.Since the calculating process of SHA is unilateral and nonreversible, even so hacker is also difficult basis and is eventually displayed to
The chip identifier of user inversely to be inferred to true chip identifier inside OTP register.In addition, SHA is random length
A string of message of degree, are subject to specific algorithm process, obtain the data of regular length, this data theoretically cracks very tired
Difficulty, Project Realization are also impossible, thus the chip identifier in the present invention be also it is unique, it is irreproducible.
The step of various methods divide above, be intended merely to describe it is clear, when realization can be merged into a step or
Certain steps are split, multiple steps are decomposed into, as long as comprising identical logical relation, all in the protection scope of this patent
It is interior；To adding inessential modification in algorithm or in process or introducing inessential design, but its algorithm is not changed
Core design with process is all in the protection scope of the patent.
Second embodiment of the present invention is related to a kind of method of read write chip identifier through encrypting.Second embodiment and the
One embodiment is roughly the same, is in place of the main distinction: in the first embodiment, by step 202, using SHA algorithm
After carrying out operation encryption to the chip identifier being written in OTP register, it is just directly entered the detection setting ground of step 203
The whether programmed write activity in location.And in second embodiment of the invention, after step 202, system can also add one
Detection device, as shown in Figure 6.Whether this detection device is correct for detecting SHA operation, just straight if testing result is correct
It connects and enters step 203, if testing result is incorrect, 203 will not be entered step, but prompt user's operation mistake, simultaneously
It there is also miscue, prompt user to modify relevant parameter, increase the operability of the present embodiment.
It will be understood by those skilled in the art that the respective embodiments described above are to realize specific embodiments of the present invention,
And in practical applications, can to it, various changes can be made in the form and details, without departing from the spirit and scope of the present invention.
Claims (10)
1. a kind of method of read write chip identifier through encrypting, which is characterized in that comprise the steps of:
The chip identifier being written into one time programming OTP register carries out the operation of secure hash algorithm SHA, obtains
To chip identifier encrypted through SHA；
Chip identifier encrypted through SHA is written in the setting address in the OTP register；Wherein, it is inciting somebody to action
Before chip identifier encrypted through SHA is written to the setting address in the OTP register Nei, first set described in detection
Determine whether address is programmed to be written；If detecting that the setting address was not yet programmed into, then will be through described
The encrypted chip identifier of SHA is written in the setting address in the OTP register；
When reading the chip identifier from the OTP register, obtain in setting address described in the OTP register
Data；
The operation that the data of the acquisition are carried out to SHA, obtains reading data encrypted through SHA；
Reading data encrypted through SHA are shown to user.
2. the method for read write chip identifier through encrypting according to claim 1, which is characterized in that be written into described
Chip identifier in OTP register also comprises the steps of: before the operation for carrying out SHA
Using the chip identifier being written in OTP register as the first field, after first field second
For field for storing stop position, the third field after second field is filling field, each ratio in the filling field
Special position is filled with 0；
The 4th field after the third field is used to indicate the number of bits that first field occupies；
First field, the second field, the bit length summation of third field and the 4th field are 512 bits；
In the chip identifier being written into OTP register, in the step of carrying out the operation of SHA, by described first
512 bits of field, the second field, third field and the 4th field composition, carry out the operation of the SHA.
3. the method for read write chip identifier through encrypting according to claim 1, which is characterized in that by the number of the acquisition
According to the operation for carrying out SHA, before the step of obtaining reading data encrypted through SHA, also comprise the steps of:
Using the data of the acquisition as the first field, the second field after first field is used to store stop position,
Third field after second field is filling field, and each bit in the filling field is filled with 0；
The 4th field after the third field is used to indicate the number of bits that first field occupies；
First field, the second field, the bit length summation of third field and the 4th field are 512 bits；
In the operation that the data of the acquisition are carried out to SHA, in the step of obtaining readings data encrypted through SHA, general
512 bits of first field, the second field, third field and the 4th field composition, carry out the operation of the SHA.
4. the method for read write chip identifier through encrypting according to claim 1, which is characterized in that
The chip identifier includes ID set by user and ID set by manufacturer.
5. the method for read write chip identifier through encrypting according to claim 4, which is characterized in that obtained by system interface
The ID set by user and ID set by manufacturer.
6. the method for read write chip identifier through encrypting according to claim 4, which is characterized in that will be encrypted through the SHA
Chip identifier afterwards is written in the step in the setting address in the OTP register, includes following sub-step:
In the data obtained after the SHA operation, the N bits of low level are taken, the N is the ID's set by manufacturer
Bit length；
The N bits are written in the field for being used to store ID set by manufacturer in the OTP register；It will be described
N1 bit of the low level in N bits is written to the word for being used to store ID set by user in the OTP register
Duan Zhong；Wherein, the N1 is the bit length of the ID set by user.
7. the method for read write chip identifier through encrypting according to claim 1, which is characterized in that if detecting described set
Determine that address is programmed to be written, then ignore described will be written in the OTP register through the encrypted chip identifier of SHA
Setting address in operation, and report an error to upper-level system.
8. the method for read write chip identifier through encrypting according to any one of claim 1 to 7, which is characterized in that inciting somebody to action
Chip identifier encrypted through SHA is written to before the step in the setting address in the OTP register, also includes
Following steps:
Chip identifier encrypted through SHA is tested by software, is judged whether the encryption succeeds, if plus
Close success, then with entering back into the setting being written to chip identifier encrypted through SHA in the OTP register
Step in location.
9. the method for read write chip identifier through encrypting according to any one of claim 1 to 7, which is characterized in that described
OTP register is the OTP register of any one following type:
Blow laser type OTP register, fusing fuse type OTP register, electrical fuse efuse type OTP register.
10. the method for read write chip identifier through encrypting according to claim 9, which is characterized in that
The efuse type OTP register includes the efuse register of the efuse register of coupled capacitor type, series crystal type
With the efuse register of dielectric breakdown type.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201410025341.4A CN104573572B (en) | 2013-10-25 | 2014-01-20 | The method of read write chip identifier through encrypting |
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201310513244 | 2013-10-25 | ||
| CN2013105132445 | 2013-10-25 | ||
| CN201410025341.4A CN104573572B (en) | 2013-10-25 | 2014-01-20 | The method of read write chip identifier through encrypting |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN104573572A CN104573572A (en) | 2015-04-29 |
| CN104573572B true CN104573572B (en) | 2019-06-14 |
Family
ID=53089605
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201410025341.4A Active CN104573572B (en) | 2013-10-25 | 2014-01-20 | The method of read write chip identifier through encrypting |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN104573572B (en) |
Families Citing this family (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN105786404B (en) * | 2016-02-22 | 2018-11-06 | 深圳市共进电子股份有限公司 | A kind of guard method of flash storage and device |
| CN106355050A (en) * | 2016-08-25 | 2017-01-25 | 睿芯信息科技（上海）有限公司 | Method for protecting firmware by using FUSE |
| CN108280373A (en) * | 2018-01-31 | 2018-07-13 | 上海集成电路研发中心有限公司 | The method of read write chip identifier through encrypting |
| CN108279864A (en) * | 2018-01-31 | 2018-07-13 | 上海集成电路研发中心有限公司 | System random number generation method |
| CN108388816A (en) * | 2018-01-31 | 2018-08-10 | 上海集成电路研发中心有限公司 | A kind of method of read write chip identifier through encrypting |
| CN108388817A (en) * | 2018-01-31 | 2018-08-10 | 上海集成电路研发中心有限公司 | The method of read write chip identifier through encrypting |
| CN109241789A (en) * | 2018-07-19 | 2019-01-18 | 上海集成电路研发中心有限公司 | A kind of chip identification method |
| CN111767552B (en) * | 2020-05-29 | 2024-06-07 | 上海橙群微电子有限公司 | Plug-in flash memory management method, MCU, electronic equipment and readable storage medium |
Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1728814A (en) * | 2004-07-27 | 2006-02-01 | 邓里文 | Communication method of video telephone |
| CN1728750A (en) * | 2004-07-27 | 2006-02-01 | 邓里文 | Method of packet voice communication |
| CN201397546Y (en) * | 2009-03-19 | 2010-02-03 | 东方通信股份有限公司 | Communication encrypting device for ATM cash dispenser |
| CN101840476A (en) * | 2010-05-07 | 2010-09-22 | 江苏新广联科技股份有限公司 | OTP-SD electronic publication encryption method |
| CN103347017A (en) * | 2013-06-27 | 2013-10-09 | 华为技术有限公司 | Data processing method and system on chip |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR101393307B1 (en) * | 2007-07-13 | 2014-05-12 | 삼성전자주식회사 | Secure boot method and semiconductor memory system for using the method |
-
2014
- 2014-01-20 CN CN201410025341.4A patent/CN104573572B/en active Active
Patent Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1728814A (en) * | 2004-07-27 | 2006-02-01 | 邓里文 | Communication method of video telephone |
| CN1728750A (en) * | 2004-07-27 | 2006-02-01 | 邓里文 | Method of packet voice communication |
| CN201397546Y (en) * | 2009-03-19 | 2010-02-03 | 东方通信股份有限公司 | Communication encrypting device for ATM cash dispenser |
| CN101840476A (en) * | 2010-05-07 | 2010-09-22 | 江苏新广联科技股份有限公司 | OTP-SD electronic publication encryption method |
| CN103347017A (en) * | 2013-06-27 | 2013-10-09 | 华为技术有限公司 | Data processing method and system on chip |
Non-Patent Citations (1)
| Title |
|---|
| OTP (One Time Programmable) 的介绍;twentyone;《URL：http://forum.eepw.com.cn/thread/120354/1/》;20071127;参见文档第1页 |
Also Published As
| Publication number | Publication date |
|---|---|
| CN104573572A (en) | 2015-04-29 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN104573572B (en) | The method of read write chip identifier through encrypting | |
| EP2359520B1 (en) | Distributed puf | |
| US11416417B2 (en) | Method and apparatus to generate zero content over garbage data when encryption parameters are changed | |
| US11100011B2 (en) | Flash translation layer with hierarchical security | |
| US9442833B1 (en) | Managing device identity | |
| TWI496161B (en) | Memory identification code generating method, management method, controller and storage system | |
| JP6399523B2 (en) | Method and memory device for protecting the contents of a memory device | |
| TWI663604B (en) | Method for operating a circuit including non-volatile memory cell and circuit using the same | |
| US20240089125A1 (en) | Integrated circuit for physically unclonable function and method of operating the same | |
| EP2568655B1 (en) | Method for authenticating a storage device, machine-readable storage medium, and host device | |
| CN104579630A (en) | System random number generation method | |
| US20190377693A1 (en) | Method to generate pattern data over garbage data when encryption parameters are changed | |
| CN104573754B (en) | Chip identifier reading/writing method | |
| CN109241789A (en) | A kind of chip identification method | |
| CN108280373A (en) | The method of read write chip identifier through encrypting | |
| CN104575609B (en) | Chip identifier reading/writing method in OTP register | |
| CN110516457B (en) | Data storage method, data reading method and storage device | |
| CN114157422A (en) | Method, integrated circuit and computer readable medium for generating encryption key | |
| CN203773956U (en) | OTP (one time programmable) register reading-writing device | |
| JP2014142891A (en) | Semiconductor memory | |
| CN108388816A (en) | A kind of method of read write chip identifier through encrypting | |
| CN117150496A (en) | Device identifier combining engine 3-layer architecture |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant | ||
| TR01 | Transfer of patent right | ||
| TR01 | Transfer of patent right |
Effective date of registration: 20211115 Address after: 610000 China (Sichuan) pilot Free Trade Zone, Chengdu, Sichuan 301, 302, 401 and 402, building 4, No. 715, north section of Hupan Road, Zhengxing street, Tianfu new area, Chengdu Patentee after: Hualizhi core (Chengdu) integrated circuit Co., Ltd Address before: 201702 room 133, Zone C, floor 1, building 1, No. 1362, Huqingping highway, Qingpu District, Shanghai Patentee before: Shanghai Huali chuangtong Semiconductor Co., Ltd |