CN104539472B - A kind of transmission frame sequence control method based on subpackage mechanism - Google Patents
A kind of transmission frame sequence control method based on subpackage mechanism Download PDFInfo
- Publication number
- CN104539472B CN104539472B CN201410727952.3A CN201410727952A CN104539472B CN 104539472 B CN104539472 B CN 104539472B CN 201410727952 A CN201410727952 A CN 201410727952A CN 104539472 B CN104539472 B CN 104539472B
- Authority
- CN
- China
- Prior art keywords
- frame
- register
- value
- sending
- send
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Landscapes
- Communication Control (AREA)
Abstract
The invention discloses a kind of transmission frame sequence control method based on subpackage mechanism, comprise the following steps：1) configuration data is write configuration register by main frame；2) state of a control machine starts sequence number generation unit, computing unit and transmitting element；3) sequence number generation unit produces STOCHASTIC CONTROL sequence number；Transmitting element checks the sending mode that main frame is opened；According to the sending mode, corresponding frame is normally sent or repeated transmission or discarding or out of order transmission, until this all frame is sent completely.The present invention is according to the configuration of main frame, and control belongs to the order of the bottom transmission frame of same upper layer data, so as to realize frame random repetition transmission, discarding and out of order transmission.The present invention realizes the control to sending frame sequence, meets the testing requirement of network, and then realization is simple, using flexible, reduces the purpose of cost by the processing to subpackage transmission order.
Description
Technical field
The present invention relates to one kind to send frame sequence control method, more particularly to a kind of transmission frame sequence based on subpackage mechanism
Control method.
Background technology
In the communications field, the usual hierarchical design of data transfer, and it is different the needs of bottom to be met with upper strata, so bottom
Directly matching is tended not to, it is necessary to be changed with the data structure on upper strata.The as a rule data of bottom and upper strata to transmission
Size is all conditional, but the data length that upper strata can be supported typically can be longer than the data that bottom allows, therefore before transmission
Always need to upper layer data subpackage, upper layer data long Jiang Yibao is decomposed into some bags and meets the small of bottom transmission requirement
Bag.During normal transmission, these parcels are sent in order, but how to upset transmission order, so as to meet the test of network
Demand, there is presently no related art scheme.
In the communications field, the usual hierarchical design of data transfer, and it is different the needs of bottom to be met with upper strata, so bottom
Directly matching is tended not to, it is necessary to be changed with the data structure on upper strata.And bottom and upper strata to the size of data of transmission all
It is conditional, and the data length that upper strata can be supported typically can be longer than the data that bottom allows, therefore need before transmission
To upper layer data subpackage, long upper layer data is decomposed into some wrap and meets the parcel of bottom transmission requirement.
When network is working properly, these parcels decomposited can be by sequential delivery, but when network breaks down, this
A little parcels are possible to will not be by sequential delivery, but duplicates, packet loss or out of order situation, therefore is surveyed to network
During examination, it is necessary to a kind of method that control being easily achieved sends frame sequence, flexibly can send correct frame sequence using it
Or incorrect frame sequence, with working condition when test network normal condition and malfunction.But up to the present also not
See the open scheme of correlation technique.
The content of the invention
The present invention proposes a kind of transmission frame sequence control method based on subpackage mechanism, can according to the configuration of main frame,
The bottom that control belongs to same upper layer data sends the order of frame, sends the random repetition of frame so as to realize, abandons and disorderly
Sequence is sent.The present invention is low with cost, using flexible, it is easy to accomplish the characteristics of.
The present invention realizes the control to sending frame sequence, and then realize letter by the processing to subpackage transmission order
Singly, using flexible, the purpose of cost is reduced.
Technical solution of the present invention is as follows：
A kind of transmission frame sequence control method based on subpackage mechanism, it is characterized in that：
The control method is as follows：
1) configuration data is write configuration register by main frame；
2) state of a control machine starts sequence number generation unit, computing unit and transmitting element；
3) sequence number generation unit produces STOCHASTIC CONTROL sequence number；Transmitting element checks the sending mode that main frame is opened；
If enabling normal transmission, frame is normally sent,
If enabling improper transmission, check whether the sequence number of currently transmitted frame is identical with the STOCHASTIC CONTROL sequence number；
If identical, step 4) is performed；If it is different, then normally send data；
If 4) repeat to send effectively, calculated the transmission address of frame according to STOCHASTIC CONTROL sequence number by computing unit and sent and grown
Degree, the frame is repeated to send twice；
If abandoning effectively, the frame is abandoned, directly transmits next frame；
If out of order effectively calculate the transmission address of frame according to STOCHASTIC CONTROL sequence number by computing unit and send length, note
The sequence number of the frame is recorded, sends next frame, then reads the sequence number of recorded frame, and sends the frame, the frame of LSN is sent out
After the completion of sending, next frame starts normally to send；
Above-mentioned transmission address is specifically that the value for sending frame number register is multiplied with the value of single frames length by computing unit
Obtain；
5) repeat step 3) to step 4), until this all frame is sent completely.
Above-mentioned configuration register includes transmission start register, host data length register and sending mode selection deposit
Device, the value that sending mode mask register is low 3 are effective；Bit0 controls whether to repeat to send, and Bit1 controls whether to abandon, Bit2
Control whether out of order, represent normal during the value full 0 of low 3 and send；
State of a control machine includes 5 states, and 5 state difference are as follows：It is dummy status S0, register more new state S1, normal
Sequence transmission state S2, improper sequence transmission state S3 and it is transmitted state S4；
State of a control machine entry condition is the write operation of transmission start register；
State of a control machine is initially at dummy status S0, and register more new state S1 is transferred to after the transmission of host-initiated frame, if
The value that sending mode mask register is low 3 is all 0 and is transferred to normal sequence transmission state, is otherwise transferred to improper sequence
Transmission state S3, state of a control machine receive after frame is sent completely indication signal and are transferred to register more new state S1, receive frame biography
Show the data transfer ends after being totally lost into indication signal, be transferred to and be transmitted state S4, eventually pass back to dummy status S0.
Above-mentioned steps 3) in, transmitting element will send buffer as follows according to state of a control machine state in which
Respective frame send：
A) when state of a control machine is in dummy status S0, the value for sending length register is initialized as host data length
The value of register, frame length record register is sent, frame length register is sent, sends frame number record register and send
The value of frame number register is initialized as 0；
Length register is sent to be used to record the total length for sending all frames to be sent in buffering；Send frame length record
Register sends frame length register for recording the frame for being currently needed for sending for recording the length repeated with out of order frame
Length；The sequence number that frame number record register is used to record out of order frame is sent, it is current for recording to send frame number register
Send the sequence number of frame；
B) when state of a control machine is in register more new state S1,
If it is 1 to repeat to send indication signal, the value for sending frame length record register is read in and sends frame length deposit
In device；
If out of order indication signal is 1, the value for sending frame length record register is read in and sent in frame length register,
The value for sending frame number record register is read in and sent in frame number register；
When it is all 0 to repeat to send indication signal and out of order indication signal, if the value for sending length register is not more than one
Frame data length, then the value for sending frame length register is initialized as sending to the value of length register, and posted length is sent
The value clear 0 of storage, the value for sending frame length register is otherwise initialized as a frame data length, and length register will be sent
Value subtract a frame data length；
C) when state of a control machine is in normal sequence transmission state S2,
The value for sending frame length register is recorded in and sent in frame length record register, frame number register will be sent
Value be recorded in send frame number record register in；This frame is calculated according to the value for sending frame number register by computing unit
Transmission address, transmitting element will send in buffering according to the value for sending address and transmission frame length register and send out corresponding frame
Go out, the value for sending frame length register synchronously subtracts certainly；
When the value for sending frame length register is 0 and the value of transmission length register is not 0, show that present frame has been sent
Finish, send frame number register and add 1, and produce present frame is sent completely indication signal；
When the value for sending frame length register is 0 and the value of transmission length register is also 0, show that this all frame passes
It is totally lost into, generation is transmitted indication signal；
D) when state of a control machine is in improper sequence transmission state S3,
The value for sending frame length register is recorded in and sent in frame length record register, frame number register will be sent
Value be recorded in send frame number record register in；
Check whether the value for sending frame number register is identical with STOCHASTIC CONTROL sequence number；
If it is different, handled when being then in S2 states according to state of a control machine；
If identical, the step 4) is carried out, judges effective sending mode；
If repeating to send effectively,
Then the value for sending frame length register is recorded in and sent in frame length record register, and judges that repeating transmission refers to
Show signal；
If it is 0 to repeat to send indication signal, this frame is calculated according to the value for sending frame number register by computing unit
Transmission address, transmitting element will send in buffering according to the value for sending address and transmission frame length register and send out corresponding frame
Go out, send the value of frame length register synchronously from subtracting, when the value for sending frame length register is 0, transmission instruction letter will be repeated
Number 1 is put, produce present frame is sent completely indication signal；
If it is 1 to repeat to send indication signal, this frame is calculated according to the value for sending frame number register by computing unit
Transmission address, transmitting element will send in buffering according to the value for sending address and transmission frame length register and send out corresponding frame
Go out, send the value of frame length register synchronously from subtracting, when the value for sending frame length register is 0, transmission instruction letter will be repeated
Number clear 0, if the value for now sending length register is 0, show that this all frame is transmitted, generation is transmitted instruction
Signal, otherwise produce present frame is sent completely indication signal；
If abandoning effectively,
Frame length register clear 0 will be then sent, frame number register will be sent and add 1, if sending the value of length register not
For 0, produce present frame is sent completely indication signal, if the value for sending length register is 0, shows this all frames transmission
Complete, generation is transmitted indication signal；
If out of order effective,
Then the value for sending frame length register is recorded in and sent in frame length record register, by frame number register
Value is recorded in frame number record register, judges out of order indication signal；
When out of order indication signal is 1, then the hair of this frame is calculated according to the value for sending frame number register by computing unit
Address is sent, transmitting element will send in buffering according to the value for sending address and transmission frame length register and send corresponding frame,
The value for sending frame length register synchronously subtracts certainly；If the value for sending frame length register is 0 and sends the value of length register not
For 0 when, send frame number register add 2, out of order indication signal is set to 0, produce present frame is sent completely indication signal；If
When the value for sending frame length register is 0 and the value of transmission length register is also 0, then show that this all frame is transmitted,
By out of order indication signal clear 0, generation is transmitted indication signal；
When out of order indication signal is 0, then it will send frame number register and add 1, if the value for sending length register is little
In a frame data length, then the value for sending frame length register is set to send to the value of length register, and posted length is sent
The value of storage is changed into the transmission that the value of a frame data length is calculated this frame by computing unit according to the value for sending frame number register
Address, transmitting element will send in buffering according to the value for sending address and transmission frame length register and send corresponding frame, send out
Send the value of frame length register is synchronous to subtract certainly；If the value for sending frame length register is 0, produce present frame is sent completely finger
Show signal, and out of order indication signal be set to 1,
E) when state of a control machine, which is in, is transmitted state S4,
All registers clear 0.
Single frames length is 2096B.
The present invention has following technique effect：
A) digital circuit is used completely, circuit structure is simple；
B) use of the integrated circuits such as FPGA is supported, it is easy to accomplish；
C) it can realize that cost is low by carrying out simple change to existing circuit；
D) easy to use, operation is flexible.
Brief description of the drawings
Fig. 1 is technical scheme schematic diagram；
Fig. 2 is technical solution of the present invention workflow diagram；
Fig. 3 is state of a control machine state transfer schematic diagram；
Fig. 4 is sequence number generation unit workflow diagram；
Fig. 5 is computing unit schematic diagram；
Fig. 6 is transmitting element workflow diagram.
Embodiment
A kind of transmission frame sequence control method based on subpackage mechanism, as shown in figure 1,
The control system of the control method, including configuration register, state of a control machine, transmitting element, computing unit and
Sequence number generation unit；
Wherein, the work schedule of state of a control machine control sequence number generation unit, computing unit and transmitting element, it is ensured that three
Unit being capable of co-ordination.Configuration register stores the configuration information of main frame, for opening the sending mode of frame, sending mode bag
Include it is normal send and improper transmission, improper transmission includes repeating sending, discarding and out of order；
State of a control machine controls sequence number generation unit, computing unit and transmitting element to work according to the value of configuration register；
Sequence number generation unit randomly generates the sequence number for needing to repeat transmission, discarding or out of order frame；Computing unit produces single according to sequence number
Sequence number caused by member, which is calculated, sends address and transmission length, control, main frame unlatching of the transmitting element according to state of a control machine
Sending mode, the transmission address and send length and will send corresponding frame in buffering and send；
The control method is as follows：
1) configuration data is write configuration register by main frame；
2) state of a control machine starts sequence number generation unit, computing unit and transmitting element；
3) sequence number generation unit produces STOCHASTIC CONTROL sequence number；Transmitting element checks the sending mode that main frame is opened；
If enabling normal transmission, frame is normally sent,
If enabling improper transmission, check whether the sequence number of currently transmitted frame is identical with the STOCHASTIC CONTROL sequence number；
If identical, step 4) is performed；If it is different, then normally send data；
If 4) repeat to send effectively, calculated the transmission address of frame according to STOCHASTIC CONTROL sequence number by computing unit and sent and grown
Degree, the frame is repeated to send twice；
If abandoning effectively, the frame is abandoned, directly transmits next frame；
If out of order effectively calculate the transmission address of frame according to STOCHASTIC CONTROL sequence number by computing unit and send length, note
The sequence number of the frame is recorded, sends next frame, then reads the sequence number of recorded frame, and sends the frame, the frame of LSN is sent out
After the completion of sending, next frame starts normally to send；
5) repeat step 3) to step 4), until this all frame is sent completely.
The configuration register includes transmission start register, host data length register and sending mode selection deposit
Device, the value that sending mode mask register is low 3 are effective；Bit0 controls whether to repeat to send, and Bit1 controls whether to abandon, Bit2
Control whether out of order, represent normal during the value full 0 of low 3 and send.
The definition of configuration register and explanation are as shown in table 1.
The configuration register explanation of table 1
State of a control machine includes 5 states, and 5 state difference are as follows：It is dummy status S0, register more new state S1, normal
Sequence transmission state S2, improper sequence transmission state S3 and it is transmitted state S4；
State of a control machine entry condition is the write operation of transmission start register；
State of a control machine is initially at dummy status S0, and register more new state S1 is transferred to after the transmission of host-initiated frame, if
The value that sending mode mask register is low 3 is all 0 and is transferred to normal sequence transmission state, is otherwise transferred to improper sequence
Transmission state S3, state of a control machine receive after frame is sent completely indication signal and are transferred to register more new state S1, receive frame biography
Show the data transfer ends after being totally lost into indication signal, be transferred to and be transmitted state S4, eventually pass back to dummy status S0.
Sequence number generation unit：
The sequence number generation unit of the step 2) is worked when state of a control machine is in S1 states, produces a random control
Sequence number processed, for subsequent treatment.Workflow is as shown in figure 4, be described as follows：
A) counter certainly plus counts according to counting clock；
B) when state of a control machine is in S1 states and STOCHASTIC CONTROL sequence number indication signal is 0, using work clock as sampling
Clock samples to the value of counter, and sampled value produces STOCHASTIC CONTROL sequence number indication signal as control sequence number output；
C) when state of a control machine is in S4 states, by STOCHASTIC CONTROL sequence number indication signal clear 0.
In step 3), transmitting element will send the phase buffered as follows according to state of a control machine state in which
Frame is answered to send：
A) when state of a control machine is in dummy status S0, the value for sending length register is initialized as host data length
The value of register, frame length record register is sent, frame length register is sent, sends frame number record register and send
The value of frame number register is initialized as 0；
Length register is sent to be used to record the total length for sending all frames to be sent in buffering；Send frame length record
Register sends frame length register for recording the frame for being currently needed for sending for recording the length repeated with out of order frame
Length；The sequence number that frame number record register is used to record out of order frame is sent, it is current for recording to send frame number register
Send the sequence number of frame；
B) when state of a control machine is in register more new state S1,
If it is 1 to repeat to send indication signal, the value for sending frame length record register is read in and sends frame length deposit
In device；
If out of order indication signal is 1, the value for sending frame length record register is read in and sent in frame length register,
The value for sending frame number record register is read in and sent in frame number register；
When it is all 0 to repeat to send indication signal and out of order indication signal, if the value for sending length register is not more than one
Frame data length, then the value for sending frame length register is initialized as sending to the value of length register, and posted length is sent
The value clear 0 of storage, the value for sending frame length register is otherwise initialized as a frame data length, and length register will be sent
Value subtract a frame data length；
C) when state of a control machine is in normal sequence transmission state S2,
The value for sending frame length register is recorded in and sent in frame length record register, frame number register will be sent
Value be recorded in send frame number record register in；This frame is calculated according to the value for sending frame number register by computing unit
Transmission address, transmitting element will send in buffering according to the value for sending address and transmission frame length register and send out corresponding frame
Go out, the value for sending frame length register synchronously subtracts certainly；
When the value for sending frame length register is 0 and the value of transmission length register is not 0, show that present frame has been sent
Finish, send frame number register and add 1, and produce present frame is sent completely indication signal；
When the value for sending frame length register is 0 and the value of transmission length register is also 0, show that this all frame passes
It is totally lost into, generation is transmitted indication signal；
D) when state of a control machine is in improper sequence transmission state S3,
The value for sending frame length register is recorded in and sent in frame length record register, frame number register will be sent
Value be recorded in send frame number record register in；
Check whether the value for sending frame number register is identical with STOCHASTIC CONTROL sequence number；
If it is different, handled when being then in S2 states according to state of a control machine；
If identical, the step 4) is carried out, judges effective sending mode；
If repeating to send effectively,
Then the value for sending frame length register is recorded in and sent in frame length record register, and judges that repeating transmission refers to
Show signal；
If it is 0 to repeat to send indication signal, this frame is calculated according to the value for sending frame number register by computing unit
Transmission address, transmitting element will send in buffering according to the value for sending address and transmission frame length register and send out corresponding frame
Go out, send the value of frame length register synchronously from subtracting, when the value for sending frame length register is 0, transmission instruction letter will be repeated
Number 1 is put, produce present frame is sent completely indication signal；
If it is 1 to repeat to send indication signal, this frame is calculated according to the value for sending frame number register by computing unit
Transmission address, transmitting element will send in buffering according to the value for sending address and transmission frame length register and send out corresponding frame
Go out, send the value of frame length register synchronously from subtracting, when the value for sending frame length register is 0, transmission instruction letter will be repeated
Number clear 0, if the value for now sending length register is 0, show that this all frame is transmitted, generation is transmitted instruction
Signal, otherwise produce present frame is sent completely indication signal；
If abandoning effectively,
Frame length register clear 0 will be then sent, frame number register will be sent and add 1, if sending the value of length register not
For 0, produce present frame is sent completely indication signal, if the value for sending length register is 0, shows this all frames transmission
Complete, generation is transmitted indication signal；
If out of order effective,
Then the value for sending frame length register is recorded in and sent in frame length record register, by frame number register
Value is recorded in frame number record register, judges out of order indication signal；
When out of order indication signal is 1, then the hair of this frame is calculated according to the value for sending frame number register by computing unit
Address is sent, transmitting element will send in buffering according to the value for sending address and transmission frame length register and send corresponding frame,
The value for sending frame length register synchronously subtracts certainly；If the value for sending frame length register is 0 and sends the value of length register not
For 0 when, send frame number register add 2, out of order indication signal is set to 0, produce present frame is sent completely indication signal；If
When the value for sending frame length register is 0 and the value of transmission length register is also 0, then show that this all frame is transmitted,
By out of order indication signal clear 0, generation is transmitted indication signal；
When out of order indication signal is 0, then it will send frame number register and add 1, if the value for sending length register is little
In a frame data length, then the value for sending frame length register is set to send to the value of length register, and posted length is sent
The value of storage is changed into the transmission that the value of a frame data length is calculated this frame by computing unit according to the value for sending frame number register
Address, transmitting element will send in buffering according to the value for sending address and transmission frame length register and send corresponding frame, send out
Send the value of frame length register is synchronous to subtract certainly；If the value for sending frame length register is 0, produce present frame is sent completely finger
Show signal, and out of order indication signal be set to 1,
E) when state of a control machine, which is in, is transmitted state S4,
All registers clear 0.
Of the invention sends the value that address is specifically value and single frames length that frame number register will be sent by computing unit
It is multiplied what is obtained, single frames length is 2096B.
Claims (4)
- A kind of 1. transmission frame sequence control method based on subpackage mechanism, it is characterised in that：The control method is as follows：1) configuration data is write configuration register by main frame；2) state of a control machine starts sequence number generation unit, computing unit and transmitting element；3) sequence number generation unit produces STOCHASTIC CONTROL sequence number；Transmitting element checks the sending mode that main frame is opened；If enabling normal transmission, frame is normally sent,If enabling improper transmission, check whether the sequence number of currently transmitted frame is identical with the STOCHASTIC CONTROL sequence number；If identical, step 4) is performed；If it is different, then normally send data；If 4) repeats to send effectively, the transmission address of frame is calculated according to STOCHASTIC CONTROL sequence number by computing unit and sends length, The frame is repeated to send twice；If abandoning effectively, the frame is abandoned, directly transmits next frame；If out of order effective, the transmission address of frame is calculated according to STOCHASTIC CONTROL sequence number by computing unit and sends length, record should The sequence number of frame, next frame is sent, then read the sequence number of recorded frame, and send the frame, the frame of LSN has been sent Cheng Hou, next frame start normally to send；The address that sends is specifically to be multiplied to obtain with the value of single frames length by the value for sending frame number register by computing unit 's；5) repeat step 3) to step 4), until this all frame is sent completely.
- 2. the transmission frame sequence control method according to claim 1 based on subpackage mechanism, it is characterised in that：The configuration register includes transmission start register, host data length register and sending mode mask register, The value that sending mode mask register is low 3 is effective；Bit0 controls whether to repeat to send, and Bit1 controls whether to abandon, Bit2 controls Whether system is out of order, represents normal during the value full 0 of low 3 and sends；State of a control machine includes 5 states, and 5 state difference are as follows：Dummy status S0, register more new state S1, normal sequence Transmission state S2, improper sequence transmission state S3 and it is transmitted state S4；State of a control machine entry condition is the write operation of transmission start register；State of a control machine is initially at dummy status S0, and register more new state S1 is transferred to after the transmission of host-initiated frame, if sending The value that Mode Selection register is low 3 is all 0 and is transferred to normal sequence transmission state, is otherwise transferred to improper sequence transmission State S3, state of a control machine receive after frame is sent completely indication signal and are transferred to register more new state S1, receive frame and transfer Show the data transfer ends after into indication signal, be transferred to and be transmitted state S4, eventually pass back to dummy status S0.
- 3. the transmission frame sequence control method according to claim 2 based on subpackage mechanism, it is characterised in that：In the step 3), transmitting element will send the phase buffered as follows according to state of a control machine state in which Frame is answered to send：A) when state of a control machine is in dummy status S0, the value for sending length register is initialized as the deposit of host data length The value of device, frame length record register is sent, frame length register is sent, send frame number record register and sends frame sequence The value of number register is initialized as 0；Length register is sent to be used to record the total length for sending all frames to be sent in buffering；Send frame length record deposit Device is used to record the length repeated with out of order frame, sends the length that frame length register is used to record the frame for being currently needed for sending Degree；The sequence number that frame number record register is used to record out of order frame is sent, frame number register is sent and is used to record current hair Send the sequence number of frame；B) when state of a control machine is in register more new state S1,If it is 1 to repeat to send indication signal, the value for sending frame length record register is read in and sent in frame length register；If out of order indication signal is 1, the value for sending frame length record register is read in and sent in frame length register, will be sent out Send the value of frame number record register to read in send in frame number register；When it is all 0 to repeat to send indication signal and out of order indication signal, if the value for sending length register is not more than a frame number According to length, then the value for sending frame length register is initialized as sending to the value of length register, and length register will be sent Value clear 0, the value for sending frame length register is otherwise initialized as a frame data length, and the value of length register will be sent Subtract a frame data length；C) when state of a control machine is in normal sequence transmission state S2,The value for sending frame length register is recorded in and sent in frame length record register, the value of frame number register will be sent It is recorded in and sends in frame number record register；The transmission of this frame is calculated according to the value for sending frame number register by computing unit Address, transmitting element will send in buffering according to the value for sending address and transmission frame length register and send corresponding frame, send out Send the value of frame length register is synchronous to subtract certainly；When the value for sending frame length register is 0 and the value of transmission length register is not 0, show that present frame is sent, Send frame number register and add 1, and produce present frame is sent completely indication signal；When the value for sending frame length register is 0 and the value of transmission length register is also 0, show that this all frame transfers Into generation is transmitted indication signal；D) when state of a control machine is in improper sequence transmission state S3,The value for sending frame length register is recorded in and sent in frame length record register, the value of frame number register will be sent It is recorded in and sends in frame number record register；Check whether the value for sending frame number register is identical with STOCHASTIC CONTROL sequence number；If it is different, handled when being then in S2 states according to state of a control machine；If identical, the step 4) is carried out, judges effective sending mode；If repeating to send effectively,Then the value for sending frame length register is recorded in and sent in frame length record register, and judges to repeat to send instruction letter Number；If it is 0 to repeat to send indication signal, the transmission of this frame is calculated according to the value for sending frame number register by computing unit Address, transmitting element will send in buffering according to the value for sending address and transmission frame length register and send corresponding frame, send out Send the value of frame length register is synchronous from subtracting, when the value for sending frame length register is 0, repetition to be sent into indication signal and puts 1, Produce present frame is sent completely indication signal；If it is 1 to repeat to send indication signal, the transmission of this frame is calculated according to the value for sending frame number register by computing unit Address, transmitting element will send in buffering according to the value for sending address and transmission frame length register and send corresponding frame, send out Send the value of frame length register is synchronous, when the value for sending frame length register is 0, will to repeat to send indication signal clear 0 from subtracting, If the value for now sending length register is 0, showing that this all frame is transmitted, generation is transmitted indication signal, Otherwise produce present frame is sent completely indication signal；If abandoning effectively,Frame length register clear 0 will be then sent, frame number register will be sent and add 1, if the value for sending length register is not 0, Produce present frame is sent completely indication signal, if the value for sending length register is 0, shows that this all frame transfers Into generation is transmitted indication signal；If out of order effective,Then the value for sending frame length register is recorded in and sent in frame length record register, the value of frame number register is remembered Record judges out of order indication signal in frame number records register；When out of order indication signal is 1, then the transmission of this frame is calculated according to the value for sending frame number register by computing unit Location, transmitting element will send in buffering according to the value for sending address and transmission frame length register and send corresponding frame, send The value of frame length register is synchronous to be subtracted certainly；If the value for sending frame length register is 0 and the value of transmission length register is not 0 When, send frame number register and add 2, out of order indication signal is set to 0, produce present frame is sent completely indication signal；If hair When the value for sending frame length register is 0 and the value of transmission length register is also 0, then show that this all frame is transmitted, will Out of order indication signal clear 0, generation are transmitted indication signal；When out of order indication signal is 0, then it will send frame number register and add 1, if the value for sending length register is not more than one Frame data length, then be set to send the value of length register by the value for sending frame length register, and will send length register Value be changed into the transmission address that the value of a frame data length is calculated this frame by computing unit according to the value for sending frame number register, Transmitting element will send in buffering according to the value for sending address and transmission frame length register and send corresponding frame, send frame length The value for spending register synchronously subtracts certainly；If the value for sending frame length register is 0, produce present frame is sent completely instruction letter Number, and out of order indication signal is set to 1,E) when state of a control machine, which is in, is transmitted state S4,All registers clear 0.
- 4. the transmission frame sequence control method according to claim 3 based on subpackage mechanism, it is characterised in that：Single frames length For 2096B.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201410727952.3A CN104539472B (en) | 2014-12-03 | 2014-12-03 | A kind of transmission frame sequence control method based on subpackage mechanism |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201410727952.3A CN104539472B (en) | 2014-12-03 | 2014-12-03 | A kind of transmission frame sequence control method based on subpackage mechanism |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN104539472A CN104539472A (en) | 2015-04-22 |
| CN104539472B true CN104539472B (en) | 2017-12-22 |
Family
ID=52854941
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201410727952.3A Active CN104539472B (en) | 2014-12-03 | 2014-12-03 | A kind of transmission frame sequence control method based on subpackage mechanism |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN104539472B (en) |
Families Citing this family (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN108616329B (en) * | 2016-12-12 | 2020-12-29 | 中国航空工业集团公司西安航空计算技术研究所 | FC network sequence sending control system and method based on digital circuit |
| CN110704133B (en) * | 2019-09-11 | 2023-03-31 | 北京控制工程研究所 | Satellite subpackage remote control receiving control method based on finite-state machine |
| CN115865092B (en) * | 2023-03-02 | 2023-04-28 | 广东华芯微特集成电路有限公司 | Analog-to-digital conversion controller, control method and system |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102045222A (en) * | 2011-01-30 | 2011-05-04 | 重庆思建科技有限公司 | Real-time overall test method of network system |
| CN102932665A (en) * | 2012-11-14 | 2013-02-13 | 北京汉邦高科数字技术股份有限公司 | Method for testing decoding performance of network hard disk video recorder |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE602007007587D1 (en) * | 2007-05-25 | 2010-08-19 | Psytechnics Ltd | Video quality assessment |
-
2014
- 2014-12-03 CN CN201410727952.3A patent/CN104539472B/en active Active
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102045222A (en) * | 2011-01-30 | 2011-05-04 | 重庆思建科技有限公司 | Real-time overall test method of network system |
| CN102932665A (en) * | 2012-11-14 | 2013-02-13 | 北京汉邦高科数字技术股份有限公司 | Method for testing decoding performance of network hard disk video recorder |
Also Published As
| Publication number | Publication date |
|---|---|
| CN104539472A (en) | 2015-04-22 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN103907297B (en) | Multi-protocols serioparallel exchange physical layer element device | |
| CN102918513B (en) | For enabling the methods, devices and systems of determinacy interface | |
| CN104539472B (en) | A kind of transmission frame sequence control method based on subpackage mechanism | |
| TWI395425B (en) | Method for performing an elastic buffer of virtual depth m, elastic buffer circuit of virtual depth m and integrated circuit | |
| CN103731409B (en) | The distributed measurement device of embedded type automobile acquisition equipment for accelerating with TCP | |
| CN101309261B (en) | Network datagram processing method, system and device | |
| JP5784664B2 (en) | Multi-eye imaging device | |
| CN114338444B (en) | TTE switch testing method, TTE switch testing system, storage medium and computer equipment | |
| CN104182570B (en) | For the method and apparatus for the logic synthesis for realizing integrated circuit | |
| CN110120815A (en) | The low-power consumption of multiple analog-digital converters is synchronous | |
| CN107943736A (en) | Time-triggered protocol equipment and the data handling system for including time-triggered protocol equipment | |
| CN118069578B (en) | Data processing method, data transmission system, electronic device and storage medium | |
| US6516420B1 (en) | Data synchronizer using a parallel handshaking pipeline wherein validity indicators generate and send acknowledgement signals to a different clock domain | |
| CN110442320A (en) | Apply to the fifo circuit of double data rate storage system | |
| JP4917901B2 (en) | Receiver | |
| CN108429707B (en) | Time trigger service repeater and method adapting to different transmission rates | |
| CN104750648B (en) | One-way communication control device and method based on dual-wire bus | |
| CN105045756B (en) | A kind of serial data processing method and system | |
| JP5814253B2 (en) | Apparatus, assembly and method for operating a plurality of analysis means for reading and sequencing data packets | |
| JP3749347B2 (en) | Data capture method, data capture circuit, and IEEE 1394 protocol controller | |
| Kapschitz et al. | Formal verification of synchronizers | |
| KR100855968B1 (en) | Method for compensating propagation delay of tri-state bidirectional bus and semiconductor device using the same | |
| CN104484307B (en) | A kind of frequency reducing method in the FPGA prototype verification based on Node Controller | |
| CN102237943B (en) | Method and device for processing optical transmission frame overhead | |
| JP4880355B2 (en) | Bus monitor circuit |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |