CN104505338B - Pre-cleaning method before a kind of silicon carbide wafer extension - Google Patents

Pre-cleaning method before a kind of silicon carbide wafer extension Download PDF

Info

Publication number
CN104505338B
CN104505338B CN201410814598.8A CN201410814598A CN104505338B CN 104505338 B CN104505338 B CN 104505338B CN 201410814598 A CN201410814598 A CN 201410814598A CN 104505338 B CN104505338 B CN 104505338B
Authority
CN
China
Prior art keywords
silicon carbide
naoh
solution
cleaning method
carbide substrates
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201410814598.8A
Other languages
Chinese (zh)
Other versions
CN104505338A (en
Inventor
钮应喜
杨霏
温家良
陈新
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
State Grid Corp of China SGCC
State Grid Shanghai Electric Power Co Ltd
Smart Grid Research Institute of SGCC
Original Assignee
State Grid Corp of China SGCC
State Grid Shanghai Electric Power Co Ltd
Smart Grid Research Institute of SGCC
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by State Grid Corp of China SGCC, State Grid Shanghai Electric Power Co Ltd, Smart Grid Research Institute of SGCC filed Critical State Grid Corp of China SGCC
Priority to CN201410814598.8A priority Critical patent/CN104505338B/en
Publication of CN104505338A publication Critical patent/CN104505338A/en
Application granted granted Critical
Publication of CN104505338B publication Critical patent/CN104505338B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02041Cleaning
    • H01L21/02043Cleaning before device manufacture, i.e. Begin-Of-Line process
    • H01L21/02052Wet cleaning only
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02041Cleaning
    • H01L21/02096Cleaning only mechanical cleaning

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Crystals, And After-Treatments Of Crystals (AREA)
  • Cleaning Or Drying Semiconductors (AREA)

Abstract

The present invention relates to silicon carbide wafer cleaning technique field, pre-cleaning method before particularly a kind of silicon carbide wafer extension.The silicon carbide epitaxy prerinse that the present invention is provided includes:The H that the silicon carbide substrates of selection are immersed in2SO4And H2O2Deionized water rinsing is used after being boiled in the solution being made into;The NaOH and Na immersed the substrate in again2O2Boil, dried after deionized water rinsing in melting mixing solution, it is standby.Based on the silicon carbide substrates of the invention provided by delaying basal plane dislocation density is reduced to 100/cm outside2Hereinafter, and method is simple, good process repeatability, it is adapted to industrialized production.

Description

Pre-cleaning method before a kind of silicon carbide wafer extension
【Technical field】
The present invention relates to a kind of purification method of material, and in particular to pre-cleaning techniques before a kind of silicon carbide wafer extension.
【Background technology】
Carborundum (SiC) is after after first generation Semiconducting Silicon Materials, germanium and the second carrying semiconductor material GaAs, indium phosphide The third generation semi-conducting material grown up, the broad stopband of carbofrax material is 2-3 times of silicon and GaAs so that semiconductor device Part can at relatively high temperatures (more than 500 DEG C) work and with transmitting blue light ability;High breakdown electric field is than silicon and arsenic Gallium is intended to be higher by an order of magnitude, and this, which just determines SiC as semiconductor devices, has high pressure, powerful characteristic and high saturation Electron drift velocity and low-k, with the high frequency as semiconductor devices, the service behaviour of high speed;SiC thermal conductivitys are 3.3 times of silicon, 10 times of GaAs, this means that its good heat conductivity, can greatly improve the integrated level of circuit, reduces cold But cooling system, so as to greatly reduce the volume of complete machine.It can thus be anticipated that in the near future, with carbofrax material and device The constantly improve of part technique, it is within sight to substitute that part Si application fields are carbonized silicon.Because carborundum has broad-band gap, height The features such as critical breakdown strength, high thermal conductivity, high electronics saturation elegant speed, it is particularly suitable for high-power, high-voltage power Electronic device, the study hotspot as current power electronic applications.Research finds that carborundum isoepitaxial growth is restriction carbonization The key technology of silicon device, especially to powder injection molding.The defect present in silicon carbide epitaxy material, which is directly affected, to be carbonized The performance of silicon device, wherein high density of defects are main by screw dislocation (TSD), edge dislocation (TED), basal plane dislocation (BPD), stacking Caused by fault (SF) and low-angle boundary etc..Basal plane dislocation is maximum to the performance impact of device in this several defect, basal plane position Mistake can not only reduce the forward voltage drop of silicon carbide bipolar device, can also provide nucleating point for the generation of stacking fault, so that The forward voltage drop of device is drifted about, and has a strong impact on the reliability of device.Therefore how to reduce the density of basal plane dislocation is always The problem of technical staff pays close attention to.
The major significance of epitaxy pre-clean is to remove the machineries such as surface damage layer and grinding, the polishing of silicon carbide substrates Scuffing that processing is brought etc., it is possible to provide condition in substrate surface formation etch pit for basal plane dislocation conversion.
Traditional prerinse only can effectively remove surface residue and metallic pollution, such as patent (CN 101783284) manufacture method of a kind of silicon carbide substrates, outer ophthalmic len and silicon carbide substrates is disclosed in, this method uses One alkaline solution cleaning SiC is cleaned behind main surface using the second alkaline solution, and this method can only remove the residual of silicon carbide Thing, for surface damage layer, scratches effectively removal, can not provide advantage to basal plane dislocation.
【The content of the invention】
Pre-cleaning method comprises the following steps before the silicon carbide wafer extension that the present invention is provided:
By silicon carbide substrates in H2SO4And H2O2With after deionized water rinsing after being boiled in mixed solution, then at NaOH and Na2O2Melt solution in boil, after deionized water rinsing dry, it is standby;Wherein H2SO4And H2O2H in mixed solution2SO4With H2O2Volume ratio be 1-3:1.
In the pre-cleaning method that the present invention is provided, silicon carbide substrates are 4H types, 6H types or 3C types.
In the pre-cleaning method that the present invention is provided, the Si faces of silicon carbide substrates are by chemically mechanical polishing (CMP) processing.
In the pre-cleaning method that the present invention is provided, the Si surface roughness of silicon carbide substrates is 0.01-1nm;Silicon carbide substrates C surface roughness be 1-5nm.
In the pre-cleaning method that the present invention is provided, substrate is in H2SO4And H2O2Boiling temps are 80-120 in mixed solution ℃;Substrate is in H2SO4And H2O2Boiling time in mixed solution is 5-1200s.
NaOH and Na in the pre-cleaning method that the present invention is provided2O2NaOH and Na in melt solution2O2Mass ratio be 1-9: 1-5。
In the pre-cleaning method that the present invention is provided, substrate is in NaOH and Na2O2Fused solution in boiling temps be 400- 550℃。
NaOH and Na in the pre-cleaning method that the present invention is provided2O2The hybrid mode of fused solution is by Na2O2Powder is added to Reheated or by Na after in NaOH powder2O2Powder is added in NaOH fused solutions.
Substrate is in NaOH and Na in the pre-cleaning method that the present invention is provided2O2Melting mixing liquation in boiling time be 3-900s。
The present invention by silicon carbide substrates by being immersed in H2SO4And H2O2Boil, be immersed in after flushing in the solution being made into NaOH and Na2O2Last drying series of steps is boiled in melt solution prerinse, the basal plane dislocation delayed outside are carried out to epitaxial wafer Density is reduced to 100/cm2Hereinafter, and method is simple, good process repeatability, it is adapted to industrialized production.
The H used in the present invention2SO4Percentage by weight can be used for 98% concentrated sulfuric acid, H2O2Available mass concentration For 30%, and its temperature is without concrete restriction, can select room temperature or high temperature.
Compared with immediate prior art, the technical scheme that the present invention is provided has following excellent effect:
1. the silicon carbide substrates that the present invention is provided have the etch pit of big basal plane dislocation so that the basal plane in epitaxy technique Dislocation is easier to be converted into screw dislocation, reaches the purpose of reduction basal plane dislocation density;
2. the method that the present invention is provided, preparation method is simple, good process repeatability, it is adapted to industrialized production;
3. being passed through outside based on the silicon carbide substrates that the present invention is provided, delaying basal plane dislocation density is reduced to 100/cm2Below.
【Brief description of the drawings】
Fig. 1 is a kind of schematic flow sheet of silicon carbide epitaxy pre-cleaning method provided by the present invention.
【Embodiment】
In order to illustrate more clearly about the embodiment of the present invention or technical scheme of the prior art, below will be to embodiment or existing There is the accompanying drawing used required in technology description to be briefly described.
Embodiment 1
A kind of pre-cleaning method before silicon carbide wafer extension, it is as follows:
(1) silicon carbide substrates, are selected, crystal formation is 4H, and Si faces are chemically mechanical polishing, and Si surface roughness is 0.3nm, C faces Roughness is 3nm;
(2) H, is heated2SO4And H2O2(3:1) solution being made into is to 100 DEG C, wherein H2SO4Percentage by weight be 98%, H2O2Percentage by weight be 30%;
(3) silicon carbide substrates, are immersed into 100 DEG C of H2SO4And H2O2(3:1) mixed solution, keeps 600s;
(4) deionized water rinsing, is used;
(5), by Na2O2Powder, by NaOH:Na2O2=4:1 ratio is added in NaOH powder;
(5) NaOH and Na, is heated2O2(4:1) powder reaches molten state to 500 DEG C;
(6) silicon carbide substrates, are immersed into 500 DEG C of NaOH and Na2O2(4:1) melting mixing solution, is kept for 900 seconds;
(7) deionized water rinsing, is used;
(8), dry, prepare extension.
The method that comparative example is announced in using publication No. for CN101783284A, the main surface of silicon carbide substrates uses Cleaned after the cleaning of one alkaline solution using the second alkaline solution, the first alkaline solution is the molten of ammoniacal liquor and hydrogen peroxide mixture Liquid, water, ammonia and hydrogen peroxide are in proportion:5:1:5 ratio mixing, scavenging period 900s.Second alkaline solution and the first alkalescence Solution is same, and processing time is identical.
Data below is the pretreated silicon carbide substrates of the embodiment of the present invention by delaying outside and conventional process Dislocation density Comparative result of the substrate through delaying outside.
The correction data of table 1
The present invention Comparative example
Basal plane dislocation density (BPD) 93cm-2 2345m-2
TSD (screw dislocation) 4468cm-2 2265cm-2
TED (sword displacement) 1368cm-2 1543cm-2
Embodiment 2
A kind of pre-cleaning method before silicon carbide wafer extension, the growing method is as follows:
(1) silicon carbide substrates, are selected, crystal formation is 4H, and Si faces are chemically mechanical polishing, and Si surface roughness is 0.5nm, C faces Roughness is 2nm;
(2) H, is heated2SO4And H2O2(2:1) solution being made into is to 120 DEG C, wherein H2SO4Percentage by weight be 98%, H2O2Percentage by weight be 30%;
(3) silicon carbide substrates, are immersed into 100 DEG C of H2SO4And H2O2(2:1) mixed solution, keeps 400s;
(4) deionized water rinsing, is used;
(5), by Na2O2Powder, by NaOH:Na2O2=3:1 ratio is added in NaOH powder;
(5) NaOH and Na, is heated2O2(3:1) powder reaches molten state to 500 DEG C;
(6) silicon carbide substrates, are immersed into 500 DEG C of NaOH and Na2O2(3:1) melting mixing solution, is kept for 700 seconds;
(7) deionized water rinsing, is used;
(8), dry, prepare extension.
Embodiment 3
A kind of pre-cleaning method before silicon carbide wafer extension, the growing method is as follows:
(1) silicon carbide substrates, are selected, crystal formation is 4H, and Si faces are chemically mechanical polishing, and Si surface roughness is 1nm, and C faces are thick Rugosity is 1nm;
(2) H, is heated2SO4And H2O2(1:1) solution being made into is to 100 DEG C, wherein H2SO4Percentage by weight be 98%, H2O2Percentage by weight be 30%;
(3) silicon carbide substrates, are immersed into 80 DEG C of H2SO4And H2O2(1:1) mixed solution, keeps 1000s;
(4) deionized water rinsing, is used;
(5), by Na2O2Powder, by NaOH:Na2O2=9:5 ratio is added in NaOH powder;
(5) NaOH and Na, is heated2O2(4:1) powder reaches molten state to 400 DEG C;
(6) silicon carbide substrates, are immersed into 400 DEG C of NaOH and Na2O2(9:5) melting mixing solution, is kept for 500 seconds;
(7) deionized water rinsing, is used;
(8), dry, prepare extension.
Embodiment 4
A kind of pre-cleaning method before silicon carbide wafer extension, the growing method is as follows:
(1) silicon carbide substrates, are selected, crystal formation is 4H, and Si faces are chemically mechanical polishing, and Si surface roughness is 0.2nm, C faces Roughness is 5nm;
(2) H, is heated2SO4And H2O2(2:1) solution being made into is to 100 DEG C, wherein H2SO4Percentage by weight be 98%, H2O2Percentage by weight be 30%;
(3) silicon carbide substrates, are immersed into 100 DEG C of H2SO4And H2O2(2:1) mixed solution, keeps 600s;
(4) deionized water rinsing, is used;
(5), by Na2O2Powder, by NaOH:Na2O2=9:1 ratio is added in NaOH powder;
(5) NaOH and Na, is heated2O2(9:1) powder reaches molten state to 500 DEG C;
(6) silicon carbide substrates, are immersed into 500 DEG C of NaOH and Na2O2(9:1) melting mixing solution, is kept for 900 seconds;
(7) deionized water rinsing, is used;
(8), dry, prepare extension.
Embodiment 5
A kind of pre-cleaning method before silicon carbide wafer extension, the growing method is as follows:
(1) silicon carbide substrates, are selected, crystal formation is 4H, and Si faces are chemically mechanical polishing, and Si surface roughness is 0.3nm, C faces Roughness is 3nm;
(2) H, is heated2SO4And H2O2(3:1) solution being made into is to 100 DEG C, wherein H2SO4Percentage by weight be 98%, H2O2Percentage by weight be 30%;
(3) silicon carbide substrates, are immersed into 100 DEG C of H2SO4And H2O2(3:1) mixed solution, keeps 600s;
(4) deionized water rinsing, is used;
(5), by Na2O2Powder, by NaOH:Na2O2=1:5 ratio is added in NaOH powder;
(5) NaOH and Na, is heated2O2(1:5) powder reaches molten state to 500 DEG C;
(6) silicon carbide substrates, are immersed into 500 DEG C of NaOH and Na2O2(1:5) melting mixing solution, is kept for 900 seconds;
(7) deionized water rinsing, is used;
(8), dry, prepare extension.
The pretreated silicon carbide substrates of embodiment 1-5 embodiments are by delaying basal plane dislocation density is reduced to 100/ outside cm2Below.

Claims (5)

1. a kind of pre-cleaning method before silicon carbide wafer extension, methods described includes:By silicon carbide substrates in H2SO4And H2O2It is mixed Close after being boiled in solution with after deionized water rinsing, then at NaOH and Na2O2Melt solution in boil, after deionized water rinsing Drying, it is standby;
The H2SO4And H2O2H in mixed solution2SO4And H2O2Volume ratio be 1-3:1;
The silicon carbide substrates are 6H types or 3C types;
The substrate is in H2SO4And H2O2Boiling temps are 80-120 DEG C in mixed solution;
The NaOH and Na2O2NaOH and Na in melt solution2O2Mass ratio be 1-9:1-5;
The substrate is in NaOH and Na2O2Fused solution in boiling temps be 400-550 DEG C;
The NaOH and Na2O2The hybrid mode of fused solution is by Na2O2Powder reheats after being added in NaOH powder or will Na2O2Powder is added in NaOH fused solutions.
2. pre-cleaning method as claimed in claim 1, it is characterised in that:Chemical machinery is passed through in the Si faces of the silicon carbide substrates Polish (CMP) processing;The Si surface roughness of the silicon carbide substrates is 0.01-1nm.
3. the pre-cleaning method as described in claim 1 or 2 is any, it is characterised in that:The C surface roughness of the silicon carbide substrates For 1-5nm.
4. pre-cleaning method as claimed in claim 1, it is characterised in that:The substrate is in H2SO4And H2O2In mixed solution Boiling time is 5-1200s.
5. pre-cleaning method as claimed in claim 1, it is characterised in that:The substrate is in NaOH and Na2O2Melting mixing melt Boiling time in liquid is 3-900s.
CN201410814598.8A 2014-12-24 2014-12-24 Pre-cleaning method before a kind of silicon carbide wafer extension Active CN104505338B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201410814598.8A CN104505338B (en) 2014-12-24 2014-12-24 Pre-cleaning method before a kind of silicon carbide wafer extension

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201410814598.8A CN104505338B (en) 2014-12-24 2014-12-24 Pre-cleaning method before a kind of silicon carbide wafer extension

Publications (2)

Publication Number Publication Date
CN104505338A CN104505338A (en) 2015-04-08
CN104505338B true CN104505338B (en) 2017-11-07

Family

ID=52947076

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201410814598.8A Active CN104505338B (en) 2014-12-24 2014-12-24 Pre-cleaning method before a kind of silicon carbide wafer extension

Country Status (1)

Country Link
CN (1) CN104505338B (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN112259451B (en) * 2020-09-22 2022-11-29 山东天岳先进科技股份有限公司 Dislocation identification method of silicon carbide wafer, silicon carbide wafer and application

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3421956A (en) * 1964-03-06 1969-01-14 Ibm Method of etching sic
CN102502637A (en) * 2011-10-08 2012-06-20 江苏佳宇资源利用股份有限公司 Method for removing silicon dioxide (SiO2) component in silicon carbide micropowder
CN103088426A (en) * 2013-01-23 2013-05-08 保定科瑞晶体有限公司 Method for reducing seed crystal growth face defects of silicon carbide crystals
CN103489760A (en) * 2013-09-06 2014-01-01 西安电子科技大学 SiC substrate homoepitaxy carbon silicon double-atomic-layer film method
CN103949429A (en) * 2014-04-25 2014-07-30 哈尔滨工业大学 Silicon carbide monocrystal washing method
CN104112652A (en) * 2013-04-22 2014-10-22 住友电气工业株式会社 Method for manufacturing silicon carbide substrate

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5519305B2 (en) * 2010-01-25 2014-06-11 トヨタ自動車株式会社 Method for detecting defects in silicon carbide single crystal
US8900979B2 (en) * 2011-11-23 2014-12-02 University Of South Carolina Pretreatment method for reduction and/or elimination of basal plane dislocations close to epilayer/substrate interface in growth of SiC epitaxial films

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3421956A (en) * 1964-03-06 1969-01-14 Ibm Method of etching sic
CN102502637A (en) * 2011-10-08 2012-06-20 江苏佳宇资源利用股份有限公司 Method for removing silicon dioxide (SiO2) component in silicon carbide micropowder
CN103088426A (en) * 2013-01-23 2013-05-08 保定科瑞晶体有限公司 Method for reducing seed crystal growth face defects of silicon carbide crystals
CN104112652A (en) * 2013-04-22 2014-10-22 住友电气工业株式会社 Method for manufacturing silicon carbide substrate
CN103489760A (en) * 2013-09-06 2014-01-01 西安电子科技大学 SiC substrate homoepitaxy carbon silicon double-atomic-layer film method
CN103949429A (en) * 2014-04-25 2014-07-30 哈尔滨工业大学 Silicon carbide monocrystal washing method

Also Published As

Publication number Publication date
CN104505338A (en) 2015-04-08

Similar Documents

Publication Publication Date Title
CN103035496B (en) A kind of growth GaN film on a si substrate and its preparation method and application
US9988738B2 (en) Method for manufacturing SiC epitaxial wafer
US9824891B1 (en) Method of manufacturing the thin film
CN106536793B (en) The manufacturing method and manufacturing silicon carbide semiconductor device of manufacturing silicon carbide semiconductor device
KR101020958B1 (en) Method for manufacturing a gallium oxide substrate, light emitting device and method for fabricating the same
CN103035794B (en) A kind of growth LED on a si substrate and preparation method thereof
CN104934318B (en) A kind of preparation method of N-type low defect silicon carbide epitaxial wafer
CN103489760A (en) SiC substrate homoepitaxy carbon silicon double-atomic-layer film method
CN102286777B (en) H3PO4 corrosive seed crystal for growing GaN (Gallium Nitride) single crystal by using HVPE (Hydride Vapor Phase Epitaxial) and preparation method thereof
CN105551951A (en) Method for wet etching of group-III nitride
CN103949429A (en) Silicon carbide monocrystal washing method
CN107958839B (en) Wafer bonding method and bonding device thereof
CN103001119B (en) Inverted laser chip based on SiC substrate and manufacturing method of inverted laser chip
CN104505338B (en) Pre-cleaning method before a kind of silicon carbide wafer extension
CN1871699A (en) Method for manufacturing compound semiconductor substrate
CN107680899B (en) Preparation of heterogeneous (Ga) based on intelligent lift-off technique1-xAlx)2O3Method (2)
CN104465373A (en) Method for making gallium nitride high electron-mobility transistor on silicon slice
CN101877309B (en) Epitaxy method for improving 4H-SiC basal plane dislocation conversion rate
CN105140111A (en) Method for removing punch-through defects on silicon carbide epitaxial surface
CN106486355B (en) A kind of wet etching method of InGaP
CN103938178A (en) Method for direct autocatalysis growth of InAsSb nanowire on Si substrate
CN106328774A (en) Epitaxial growth method and application of GaN film
CN116387137A (en) Cleaning method for efficiently removing silicon carbide substrate wafer pollution
CN103474332A (en) Etching method for promoting Web Growth
CN103489759A (en) SiC substrate homogeneous Web Growth epitaxy method

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant