CN104348608B - Locomotive 6A its exterior bayonet calibration methods - Google Patents
Locomotive 6A its exterior bayonet calibration methods Download PDFInfo
- Publication number
- CN104348608B CN104348608B CN201410739398.0A CN201410739398A CN104348608B CN 104348608 B CN104348608 B CN 104348608B CN 201410739398 A CN201410739398 A CN 201410739398A CN 104348608 B CN104348608 B CN 104348608B
- Authority
- CN
- China
- Prior art keywords
- locomotive
- information
- microcomputer cabinet
- data frame
- data
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Landscapes
- Synchronisation In Digital Transmission Systems (AREA)
Abstract
A kind of locomotive 6A its exteriors bayonet calibration method after TAX information and microcomputer cabinet information are received in the clamping of locomotive 6A system boards, does following processing：（1）After judging the temporal information in TAX information, temporal information is filled into " microcomputer cabinet data frame " or the temporal information in " replying microcomputer cabinet data frame " is arranged to invalid；（2）It, will after receiving microcomputer cabinet data frame（1）In " reply microcomputer cabinet data frame " be sent to microcomputer cabinet.Beneficial effects of the present invention：Using PHASE-LOCKED LOOP PLL TECHNIQUE, the synchronised clock at reply from TAX information, so that it is guaranteed that 6A systems and the time synchronization of TAX casees, foundation for security has been established for the safe operation of locomotive.
Description
Technical field
The present invention relates to a kind of locomotive 6A its exteriors bayonet calibration methods.
Background technology
The high reliability of locomotive operation is always the important goal that user and supplier pursue, and reliability design is to improve production
The key link of product reliability, reliability test are to verify the important means of system reliability design.Locomotive vehicle-mounted security protection
System (abbreviation 6A systems) the security protection equipment intrinsic as locomotive, reliability are particularly important.
During locomotive operation, if ensureing the time of 6A systems and TAX casees（Electric line electron concentration commuting case）One
It causes, is a vital ring.
The content of the invention
The technical problem to be solved in the present invention is to provide a kind of locomotive 6A its exteriors bayonet calibration method, existing to solve
The problem of with the presence of technology.
In order to solve the above technical problems, the present invention uses following technical scheme：
TAX information and microcomputer cabinet information are received in a kind of locomotive 6A its exteriors bayonet calibration method, the clamping of locomotive 6A system boards
Afterwards, following processing is done：
（1）After judging the temporal information in TAX information, by temporal information be filled into " microcomputer cabinet data frame " or
Temporal information in " replying microcomputer cabinet data frame " is arranged to invalid；
（2）It, will after receiving microcomputer cabinet data frame（1）In " reply microcomputer cabinet data frame " be sent to microcomputer cabinet.
After the locomotive 6A system boards clamping receives TAX information and microcomputer cabinet information, the temporal information in TAX information is judged
Whether effectively, if effectively, just taking out and being filled into " replying microcomputer cabinet data frame " by information, if invalid, " will just reply
It is invalid that temporal information in microcomputer cabinet data frame " is set to.
Locomotive 6A systems board recovers synchronised clock using PHASE-LOCKED LOOP PLL TECHNIQUE from TAX information.
When locomotive 6A systems board external card mouth realizes that synchronous serial interface communicates by 485 differential paths all the way with external equipment
When, using the method for PHASE-LOCKED LOOP PLL TECHNIQUE recovered clock signal includes,
When receiving the data on differential line using HDLC protocol, after locomotive 6A system boards receive 0x7E data, generate
Clock signal in the event of data jump, then after correcting synchronised clock using phaselocked loop, receives 0x7E data.
Beneficial effects of the present invention：Utilize PHASE-LOCKED LOOP PLL TECHNIQUE, the synchronised clock at reply from TAX information, so that it is guaranteed that 6A
System and the time synchronization of TAX casees have established foundation for security for the safe operation of locomotive.
Description of the drawings
Fig. 1 receives TAX data flowcharts for the clamping of locomotive 6A system boards.
Flow chart when Fig. 2 receives microcomputer cabinet information school for the clamping of locomotive 6A system boards.
Fig. 3 is lock Phase Receiver flow chart.
Specific embodiment
The present invention is described in further detail with reference to the accompanying drawings and detailed description.
As shown in Figure 1 and Figure 2, after bayonet receives TAX information and microcomputer cabinet information outside 6AEXT boards, calibration method point
For following two step：（1）After TAX information is received, after judging the validity of temporal information therein, temporal information is filled out
It is charged to " microcomputer cabinet data frame " or the temporal information in " replying microcomputer cabinet data frame " is arranged to invalid.（2）Receive " microcomputer
It, will after cabinet data frame "（1）In ready " reply microcomputer cabinet data frame " be sent to microcomputer cabinet.
Wherein, it is above-mentioned（1）In, after the clamping of locomotive 6A system boards receives TAX information and microcomputer cabinet information, judge that TAX believes
Whether the temporal information in breath is effective, if effectively, just information being taken out and is filled into " replying microcomputer cabinet data frame ", if
Invalid, it is invalid to be just set to the temporal information in " replying microcomputer cabinet data frame ".
Locomotive 6A systems board recovers synchronised clock using PHASE-LOCKED LOOP PLL TECHNIQUE from the information of TAX.When locomotive 6A systems
When bayonet realizes that synchronous serial interface communicates by 485 differential paths all the way with external equipment outside board, PHASE-LOCKED LOOP PLL TECHNIQUE is used
The method of recovered clock signal includes, and when receiving the data on differential line using HDLC protocol, locomotive 6A system boards receive
After data 0x7E, clock signal is generated, in the event of clock signal transitions, then after correcting synchronised clock using phaselocked loop, is received
0x7E data.
Above-mentioned locomotive 6A systems board external card mouth is not only receiving synchronous phase generation when receiving TAX information
Clock signal, while the stage of data is being received into the synchronization and correction of row clock signal by PHASE-LOCKED LOOP PLL TECHNIQUE.Specifically,
When HDLC protocol is used to receive the data on differential line, if the data received are 01111110（0x7E）, and it is next
Data are not 01111110（0x7E）, then it is assumed that have received a HDLC data frame frame head；During data are received, if
Receive 01111110（0x7E）, then it is assumed that this data frame receipt terminates.Part between the two 0x7E is usually
The complete data of one frame.In general, several 0x7E that the beginning of data frame can be received continuously, these bytes also by with
Synchronised clock is generated, the and then reception of data frame is just received with this synchronised clock, when HDLC data frames are long（Greatly
In 1KB）When, due to receiving device and the clock fine difference of sending device, it is likely to result in and receives clock and tranmitting data register
Phase difference is increasing, will ultimately result in data frame receipt mistake, and after employing Phase Lock Technique, the generation of synchronised clock is not
Synchronous phase only is being received, and the synchronization and correction of clock can be also synchronized receiving data phase；Receiving data mistake
Cheng Zhong, whenever the data on differential bus generate a saltus step（1->0 saltus step or 0->1 saltus step）, clock generation mechanism
Clock is corrected using phaselocked loop, so ensures that tranmitting data register with receiving the uniformity of clock.It is connect so as to ensure that
Receive the integrality of data.
Claims (2)
1. a kind of locomotive 6A its exteriors bayonet calibration method, it is characterised in that：
After TAX information and microcomputer cabinet information are received in the clamping of locomotive 6A system boards, following processing is done：
（1）After the locomotive 6A system boards clamping receives TAX information and microcomputer cabinet information, the temporal information in TAX information is judged
Whether effectively, if effectively, just taking out and being filled into " replying microcomputer cabinet data frame " by information, if invalid, " will just reply
It is invalid that temporal information in microcomputer cabinet data frame " is set to；
（2）It, will after receiving microcomputer cabinet data frame（1）In " reply microcomputer cabinet data frame " be sent to microcomputer cabinet；
When locomotive 6A systems board external card mouth realizes that synchronous serial interface communicates by 485 differential paths all the way with external equipment,
The method of used PHASE-LOCKED LOOP PLL TECHNIQUE recovered clock signal includes, when receiving the data on differential line using HDLC protocol, machine
After vehicle 6A system boards receive data 0x7E, clock signal is generated, in the event of data jump, is then corrected using phaselocked loop synchronous
After clock, 0x7E data are received.
2. locomotive 6A its exteriors bayonet calibration method according to claim 1, it is characterised in that：
Locomotive 6A systems board recovers synchronised clock using PHASE-LOCKED LOOP PLL TECHNIQUE from TAX information.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201410739398.0A CN104348608B (en) | 2014-12-08 | 2014-12-08 | Locomotive 6A its exterior bayonet calibration methods |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201410739398.0A CN104348608B (en) | 2014-12-08 | 2014-12-08 | Locomotive 6A its exterior bayonet calibration methods |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN104348608A CN104348608A (en) | 2015-02-11 |
| CN104348608B true CN104348608B (en) | 2018-05-18 |
Family
ID=52503494
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201410739398.0A Active CN104348608B (en) | 2014-12-08 | 2014-12-08 | Locomotive 6A its exterior bayonet calibration methods |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN104348608B (en) |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103634402A (en) * | 2013-12-09 | 2014-03-12 | 赵生捷 | Intelligent vehicular safeguard system |
| CN104181806A (en) * | 2013-12-20 | 2014-12-03 | 河南思维自动化设备股份有限公司 | Special time calibrator and method for carrying out time calibration on LKJ device by utilizing time calibrator |
Family Cites Families (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EA002105B1 (en) * | 1997-11-07 | 2001-12-24 | Свисском Мобиле Аг | Clearing method in a telecommunication system |
| CN101860467B (en) * | 2010-05-26 | 2012-07-11 | 株洲南车时代电气股份有限公司 | Special wired train bus control device |
| CN102572701B (en) * | 2011-11-30 | 2014-12-31 | 北京邮电大学 | Method and system for time synchronization of indoor locating nodes and locating signal generator |
| CN103678728B (en) * | 2013-11-25 | 2016-10-26 | 北京航空航天大学 | A kind of construction method of High-speed Data Recording System based on FPGA+DSP framework |
-
2014
- 2014-12-08 CN CN201410739398.0A patent/CN104348608B/en active Active
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103634402A (en) * | 2013-12-09 | 2014-03-12 | 赵生捷 | Intelligent vehicular safeguard system |
| CN104181806A (en) * | 2013-12-20 | 2014-12-03 | 河南思维自动化设备股份有限公司 | Special time calibrator and method for carrying out time calibration on LKJ device by utilizing time calibrator |
Non-Patent Citations (2)
| Title |
|---|
| 基于点式信息传输的LKJ系统控制模式在城市轨道交通中的应用研究;吕浩炯;《机车电传动》;20130310(第2期);全文 * |
| 机车行车信息无线传输系统的研究;段金辉;《中国优秀硕士学位论文全文数据库》;20061031(第10期);全文 * |
Also Published As
| Publication number | Publication date |
|---|---|
| CN104348608A (en) | 2015-02-11 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN107078931B (en) | Method for transmitting frames serially to receiver by transmitter and bus system | |
| CN101682589B (en) | Interface circuit | |
| PH12019500991A1 (en) | Synchronization system and method for single-bus transmission of 1pps+tod information | |
| CN103973406B (en) | Controller area network bus speeding-up method | |
| US8594136B2 (en) | Transmission of parallel data flows on a parallel bus | |
| WO2022027866A1 (en) | Synchronization method and apparatus for quantum key distribution system | |
| CA2114237A1 (en) | Circuitfor simultaneous recovery of bit clock and frame syncronization | |
| CN106817197A (en) | A kind of communication decoding method based on duty ratio modulation | |
| CN108512785A (en) | A kind of Data Transport Protocol method | |
| CN103763090B (en) | A kind of data transmission device and method | |
| US9425948B2 (en) | Techniques for synchronizing a clock of a wired connection when transmitted over a wireless channel | |
| CN106656424A (en) | Verification method of data transmission | |
| WO2010088016A3 (en) | Method and apparatus for detecting and correcting errors in a parallel to serial circuit | |
| CN107070829A (en) | Radio frequency cross tie part and data communications method therein with preamble generator | |
| CN103326808B (en) | Method, device and system for data transmission | |
| US8144826B2 (en) | Clock signal recovery device and method for recovering clock signals | |
| CN104348608B (en) | Locomotive 6A its exterior bayonet calibration methods | |
| CN101651534A (en) | Method for synchronizing data frames and apparatus thereof | |
| CN105468561A (en) | High-speed asynchronous serial communication method | |
| CN104597456B (en) | A kind of more board synchronisation control means of GNSS signal analogue system | |
| CN105577312B (en) | Method for synchronizing data frames and device | |
| WO2022252197A1 (en) | Transmitter, receiver, parameter adjustment method, serdes circuit and electronic device | |
| CN103840934A (en) | Overhead transmission method and device based on clock automatic recovery | |
| US20130019129A1 (en) | Method for data packet processing at very high data rates and extremely poor transmission conditions | |
| CN104009825B (en) | FM0 coded data decoding device for ETC system |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |