CN104321754A - 一种Cache工作模式的设置方法和装置 - Google Patents

一种Cache工作模式的设置方法和装置 Download PDF

Info

Publication number
CN104321754A
CN104321754A CN201280003146.0A CN201280003146A CN104321754A CN 104321754 A CN104321754 A CN 104321754A CN 201280003146 A CN201280003146 A CN 201280003146A CN 104321754 A CN104321754 A CN 104321754A
Authority
CN
China
Prior art keywords
cache
mode
optimal
operations
setting
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN201280003146.0A
Other languages
English (en)
Other versions
CN104321754B (zh
Inventor
刘保红
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Huawei Technologies Co Ltd
Original Assignee
Huawei Technologies Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Huawei Technologies Co Ltd filed Critical Huawei Technologies Co Ltd
Publication of CN104321754A publication Critical patent/CN104321754A/zh
Application granted granted Critical
Publication of CN104321754B publication Critical patent/CN104321754B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/60—Details of cache memory
    • G06F2212/601—Reconfiguration of cache memory

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Information Retrieval, Db Structures And Fs Structures Therefor (AREA)

Abstract

本发明适用于计算机技术领域，提供了一种Cache工作模式的设置方法和装置，所述方法包括：获取上层业务应用的IO特征；从最佳模式数据库中查找到与所述IO特征匹配的最佳Cache工作模式配置信息；根据所述最佳Cache工作模式配置信息进行Cache工作模式的设置。本发明，当获取到当前业务应用的IO特征后，根据IO特征查找最佳模式数据库，从中找到与IO特征对应的最佳Cache工作模式配置信息，根据所述最佳Cache工作模式配置信息进行Cache工作模式的设置，无需人工干预，实现了Cache工作模式的智能自动适配，提升了Cache工作模式设置的实时性及可维护性。

Description

PCT国内申请，说明书已公开。

Claims (12)

  1. PCT国内申请，权利要求书已公开。
CN201280003146.0A 2012-12-21 2012-12-21 一种Cache工作模式的设置方法和装置 Active CN104321754B (zh)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/CN2012/087183 WO2014094306A1 (zh) 2012-12-21 2012-12-21 一种Cache工作模式的设置方法和装置

Publications (2)

Publication Number Publication Date
CN104321754A true CN104321754A (zh) 2015-01-28
CN104321754B CN104321754B (zh) 2017-12-15

Family

ID=50977583

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201280003146.0A Active CN104321754B (zh) 2012-12-21 2012-12-21 一种Cache工作模式的设置方法和装置

Country Status (2)

Country Link
CN (1) CN104321754B (zh)
WO (1) WO2014094306A1 (zh)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN106569732A (zh) * 2015-10-12 2017-04-19 中兴通讯股份有限公司 数据迁移方法及装置
CN106649041A (zh) * 2016-12-27 2017-05-10 郑州云海信息技术有限公司 自动测试存储缓存模式的装置及方法
CN110009104A (zh) * 2019-03-29 2019-07-12 联想(北京)有限公司 一种信息处理方法及信息处理装置

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN114461150A (zh) * 2022-02-09 2022-05-10 马来西亚明试国际有限公司 一种用于自动测试设备数据聚合的方法、系统及存储介质
CN114630175B (zh) * 2022-03-14 2023-08-22 网络通信与安全紫金山实验室 一种缓存管理方法、装置、设备和存储介质

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5920888A (en) * 1996-02-15 1999-07-06 Kabushiki Kaisha Toshiba Cache memory system having high and low speed and power consumption modes in which different ways are selectively enabled depending on a reference clock frequency
US20060253656A1 (en) * 2005-05-03 2006-11-09 Donawa Christopher M Method, apparatus, and program to efficiently calculate cache prefetching patterns for loops
CN1910538A (zh) * 2003-12-18 2007-02-07 英特尔公司 改变高速缓存策略的方法和系统
CN101105773A (zh) * 2007-08-20 2008-01-16 杭州华三通信技术有限公司 一种利用缓存实现数据存储的方法和装置
CN101236530A (zh) * 2008-01-30 2008-08-06 清华大学 高速缓存替换策略的动态选择方法
US20100312967A1 (en) * 2009-06-09 2010-12-09 Hitachi, Ltd. Cache control apparatus and method

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1279455C (zh) * 2003-11-14 2006-10-11 清华大学 光纤通道－存储区域网络系统的逻辑单元号高速缓存方法

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5920888A (en) * 1996-02-15 1999-07-06 Kabushiki Kaisha Toshiba Cache memory system having high and low speed and power consumption modes in which different ways are selectively enabled depending on a reference clock frequency
CN1910538A (zh) * 2003-12-18 2007-02-07 英特尔公司 改变高速缓存策略的方法和系统
US20060253656A1 (en) * 2005-05-03 2006-11-09 Donawa Christopher M Method, apparatus, and program to efficiently calculate cache prefetching patterns for loops
CN101105773A (zh) * 2007-08-20 2008-01-16 杭州华三通信技术有限公司 一种利用缓存实现数据存储的方法和装置
CN101236530A (zh) * 2008-01-30 2008-08-06 清华大学 高速缓存替换策略的动态选择方法
US20100312967A1 (en) * 2009-06-09 2010-12-09 Hitachi, Ltd. Cache control apparatus and method

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN106569732A (zh) * 2015-10-12 2017-04-19 中兴通讯股份有限公司 数据迁移方法及装置
CN106569732B (zh) * 2015-10-12 2021-04-20 中兴通讯股份有限公司 数据迁移方法及装置
CN106649041A (zh) * 2016-12-27 2017-05-10 郑州云海信息技术有限公司 自动测试存储缓存模式的装置及方法
CN110009104A (zh) * 2019-03-29 2019-07-12 联想(北京)有限公司 一种信息处理方法及信息处理装置

Also Published As

Publication number Publication date
CN104321754B (zh) 2017-12-15
WO2014094306A1 (zh) 2014-06-26

Similar Documents

Publication Publication Date Title
CN104321754A (zh) 一种Cache工作模式的设置方法和装置
CN103699334B (zh) 用于管理虚拟机磁盘的方法和系统
TWI360046B (en) Apparatus and method for preserving cached informa
RU2643651C2 (ru) Система и способ для вычисления дайджеста сообщений
TW201738731A (zh) 多處理器系統及快取共用方法
JP4229626B2 (ja) ファイル管理システム
KR20110134855A (ko) 영구 메모리들을 위한 캐시 일관성 프로토콜
CN103548004A (zh) 在文件系统中实现多级存储的方法和装置
US20170177480A1 (en) Management of chip multiprocessor cooperative caching based on eviction rate
CN109840247B (zh) 文件系统及数据布局方法
Faust et al. Fast Lookups for In-Memory Column Stores: Group-Key Indices, Lookup and Maintenance.
Hardavellas et al. Near-optimal cache block placement with reactive nonuniform cache architectures
Chen et al. A unified framework for designing high performance in-memory and hybrid memory file systems
WO2012149815A1 (zh) 磁盘缓存的管理方法及装置
US20050257010A1 (en) Method and system for migrating memory segments
JP2009064055A (ja) 計算機システム及びセキュリティ管理方法
CN100399302C (zh) 一种提高访问usb接口的信息安全设备速度的方法及装置
JP3013631B2 (ja) キャッシュメモリ同期方法
CN117827464B (zh) 异构内存情境下软硬件协同设计的内存优化方法及系统
WO2022191622A1 (ko) 캐시 관리 장치 및 방법
WO2005114480A2 (en) Uninterrupted database index reorganization/movement
Bae et al. An efficient method for record management in flash memory environment
CN1890751A (zh) 使用磁盘上的数据复制对存储性能的改进
WO2018209692A1 (zh) 一种基于SSD和HDD的混合存储系统的Spark架构优化方法
Wang et al. Cooperative Buffer Management with Fine-Grained Data Migrations for Hybrid Memory Systems

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant