CN104298034B - A kind of display panel - Google Patents
A kind of display panel Download PDFInfo
- Publication number
- CN104298034B CN104298034B CN201410487504.0A CN201410487504A CN104298034B CN 104298034 B CN104298034 B CN 104298034B CN 201410487504 A CN201410487504 A CN 201410487504A CN 104298034 B CN104298034 B CN 104298034B
- Authority
- CN
- China
- Prior art keywords
- electrode
- substrate
- storage
- pixel electrode
- storage electrode
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Classifications
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
- G02F1/1362—Active matrix addressed cells
- G02F1/136213—Storage capacitors associated with the pixel electrode
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
- G02F1/1362—Active matrix addressed cells
- G02F1/1368—Active matrix addressed cells in which the switching element is a three-electrode device
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
- G02F1/1362—Active matrix addressed cells
- G02F1/136218—Shield electrodes
Landscapes
- Physics & Mathematics (AREA)
- Nonlinear Science (AREA)
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Mathematical Physics (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- General Physics & Mathematics (AREA)
- Optics & Photonics (AREA)
- Power Engineering (AREA)
- Liquid Crystal (AREA)
Abstract
An embodiment of the present invention provides a kind of display panels, are related to display technology field, improve existing display panel and lead to the problem of coupled capacitor with data line to vertical crosstalk occur due to being formed with pixel electrode and data line, pixel electrode in array substrate.A kind of display panel, including：Liquid crystal to the color membrane substrates and array substrate of box, and between color membrane substrates and array substrate and spacer material, spacer material are conductive spacers；Color membrane substrates include：Form the pixel electrode of matrix arrangement on the first substrate；Array substrate includes：Grid line, data line and the thin film transistor (TFT) being formed on the second substrate；The drain electrode of thin film transistor (TFT) is electrically connected by conductive spacer with corresponding pixel electrode；Further include the first storage electrode and the second storage electrode being formed on the first substrate and/or the second substrate, the first storage electrode and the second storage electrode mutually insulated and there are overlapping regions.Display device for display panel, comprising the display panel.
Description
Technical field
The present invention relates to display technology field more particularly to a kind of display panels.
Background technology
TN (Twisted Nematic, twisted nematic) type display panel is one kind of display panel, due to cheap life
Cost is produced, is widely used in the low and middle-end liquid crystal display of current mainstream.
As depicted in figs. 1 and 2, traditional TN types display panel includes color membrane substrates 1, array substrate 2 and positioned at color film base
Liquid crystal 3 between plate 1 and array substrate 2.Wherein, include public electrode 4 on color membrane substrates 1, include by grid line in array substrate 2
5 and data line 6 intersect defined by pixel region, each pixel region includes thin film transistor (TFT) 8 and pixel electrode 7.
The displaying principle of TN type display panels：Thin film transistor (TFT) responds the gate signal from grid line, and by the number of data line
It is believed that number being applied to pixel electrode, while voltage is provided to public electrode, in this way, the public electrode on color membrane substrates and array base
Pixel electrode on plate forms electric field, and since the voltage of pixel electrode is different, the corresponding liquid crystal rotation angle of each pixel region is not
Together, then light transmission is different, is achieved in the display of different grey-scale.
As shown in Fig. 2, during stating display in realization, when grid line 5 is to the thin film transistor (TFT) 8 of respective pixel electrode 71
Gate signal is inputted, data line 6 inputs the first data-signal to the thin film transistor (TFT) 8 of respective pixel electrode 71, then the first pixel electricity
Pole 71 corresponds to input first voltage.Grid line 5 is scanned the thin film transistor (TFT) 8 to respective pixel electrode 72 along scanning direction 100
Gate signal is inputted, data line 6 inputs the second data-signal to the thin film transistor (TFT) 8 of respective pixel electrode 72, then the second pixel electricity
Pole 72 corresponds to input second voltage.Since the first data-signal and the second data-signal are different, then the first pixel electrode 71 corresponds to
The second voltage that the first voltage of input and the second pixel electrode 72 correspond to input is different.In data line 6 to the second pixel electrode
When 72 input second voltage, data line 6 is coupled with the first pixel electrode 71 generates coupled capacitor, which can influence first
The first voltage that pixel electrode 71 inputs originally so that crosstalk occur along grid line scanning direction 100.
Invention content
The embodiment of the present invention provides a kind of display panel, improves existing display panel due to being formed in array substrate
There are pixel electrode and data line, pixel electrode to generate coupled capacitor to vertical crosstalk occur with data line, influence display quality
The problem of.
In order to achieve the above objectives, the embodiment of the present invention adopts the following technical scheme that：
On the one hand, a kind of display panel is provided, including：To the color membrane substrates and array substrate of box, and positioned at described
Liquid crystal between color membrane substrates and the array substrate and spacer material, the spacer material are conductive spacers；The color membrane substrates
Including：First substrate and the pixel electrode for being formed in matrix arrangement on first substrate；The array substrate includes：Second
Substrate and grid line, data line and the thin film transistor (TFT) being formed on second substrate；Wherein, the thin film transistor (TFT)
Grid is electrically connected with the grid line, and source electrode is electrically connected with the data line, and drain electrode passes through the conductive spacer and corresponding institute
State pixel electrode electrical connection；Further include the first storage electrode for being formed on first substrate and/or second substrate and
Second storage electrode, first storage electrode and the second storage electrode mutually insulated and there are overlapping regions.
An embodiment of the present invention provides a kind of display panel, the display panel on color membrane substrates by being arranged pixel electricity
Pole, pixel electrode are electrically connected by the conductive spacer in array substrate with the drain electrode of thin film transistor (TFT), to drain to pixel
Electrode charge；The first storage electrode and the second storage electrode on color membrane substrates and/or array substrate form storage capacitance, to protect
The display for demonstrate,proving two continuous frames image is uninterrupted；Pixel electrode is located at color membrane substrates again, and data line bit is in array substrate, color membrane substrates
Liquid crystal is filled between array substrate, then the spacing distance of the data line on the pixel electrode and array substrate on color membrane substrates
It is thick at least more than the box of liquid crystal, i.e., the spacing distance of data line and pixel electrode, such pixel are increased compared with the existing technology
Coupled capacitor between electrode and data line greatly reduces, and then improves the vertical cross talk problems of display panel, to improve
The display quality of display panel.
Description of the drawings
In order to more clearly explain the embodiment of the invention or the technical proposal in the existing technology, to embodiment or will show below
There is attached drawing needed in technology description to be briefly described, it should be apparent that, the accompanying drawings in the following description is only this
Some embodiments of invention for those of ordinary skill in the art without creative efforts, can be with
Obtain other attached drawings according to these attached drawings.
Fig. 1 is a kind of TN types display panel structure schematic diagram provided in the prior art；
Fig. 2 is the enlarged diagram of part A in Fig. 1；
Fig. 3 is a kind of display panel structure schematic diagram provided in an embodiment of the present invention；
Fig. 4 is color membrane substrates overlooking structure diagram shown in Fig. 3；
Fig. 5 is the simple enlarged diagram of part B in Fig. 3；
Fig. 6 is the C-C ' of Fig. 5 to sectional view；
Fig. 7 is the specific enlarged diagram of part B in Fig. 3；
Fig. 8 is that one kind provided in an embodiment of the present invention forms grid line, grid, public electrode wire and the on the second substrate
The schematic diagram of two storage electrodes；
Fig. 9 be it is provided in an embodiment of the present invention it is a kind of formed data line on the second substrate, the schematic diagram of source electrode and drain electrode；
Figure 10 is to be formed with public electrode via, the second storage electrode on a kind of second substrate provided in an embodiment of the present invention
The schematic diagram of via, drain via；
Figure 11 is a kind of formation public electrode on the second substrate and the first storage electrode provided in an embodiment of the present invention
Schematic diagram.
Reference numeral：
The scanning directions 100-；1- color membrane substrates；The first substrates of 101-；2- array substrates；The second substrates of 201-；3- liquid crystal；
4- public electrodes；5- grid lines；6- data lines；7- pixel electrodes；The first pixel electrodes of 71-；The second pixel electrodes of 72-；8- films
Transistor；801- grids；802- source electrodes；803- drains；9- conductive spacers；The first storage electrodes of 10-；11- second stores electricity
Pole；12- public electrode wires；13- public electrode vias；14- the second storage electrode vias；15- drain vias；16- overlapping regions.
Specific implementation mode
Following will be combined with the drawings in the embodiments of the present invention, and technical solution in the embodiment of the present invention carries out clear, complete
Site preparation describes, it is clear that described embodiments are only a part of the embodiments of the present invention, instead of all the embodiments.It is based on
Embodiment in the present invention, it is obtained by those of ordinary skill in the art without making creative efforts every other
Embodiment shall fall within the protection scope of the present invention.
It should be noted that in the embodiment of the present invention, the "upper", "lower" with formed substrate film or layer structure it is suitable
Sequence is foundation, rear formation film or layer structure i.e. upper, the film or layer structure being previously formed are i.e. under.
Thin film transistor (TFT) generally comprises grid, source electrode and drain electrode, according to the position of grid in thin film transistor (TFT) and source-drain electrode
Relationship can be divided into the thin film transistor (TFT) of top gate structure and the thin film transistor (TFT) of bottom grating structure.Wherein, the film of top gate structure is brilliant
Body pipe, that is, grid is located at the upper surface of source-drain electrode；Thin film transistor (TFT), that is, grid of bottom grating structure is located at below source-drain electrode.The present invention
Thin film transistor (TFT) in embodiment can be the thin film transistor (TFT) of top gate structure, can also be the thin film transistor (TFT) of bottom grating structure.
An embodiment of the present invention provides a kind of display panels, as shown in figure 3, including：To the color membrane substrates 1 and array base of box
Plate 2 further includes liquid crystal 3 and conductive spacer 9 between color membrane substrates 1 and array substrate 2；As shown in figure 4, color membrane substrates
1 includes：First substrate 101 and the pixel electrode 7 for being formed in matrix arrangement on the first substrate 101.
As shown in figs. 3 and 5, array substrate 2 includes：Second substrate 201 and the grid line being formed on the second substrate 201
5, data line 6 and thin film transistor (TFT) 8；Wherein, the grid of thin film transistor (TFT) 8 is electrically connected with grid line 5, source electrode and 6 electricity of data line
Connection, drain electrode are electrically connected by conductive spacer 9 with corresponding pixel electrode 7.
Color membrane substrates and/or array substrate further include the first storage electricity being formed on the first substrate and/or the second substrate
Pole and the second storage electrode, the first storage electrode and the second storage electrode mutually insulated and there are overlapping region, for overlapping
Region forms storage capacitance.
It should be noted that array substrate includes grid line and data line, grid line and data line intersect to form multiple pixel regions
Domain, pixel region matrix arrangement, each pixel region include thin film transistor (TFT).Color membrane substrates include the pixel electricity of matrix arrangement
Pole, and pixel region on the pixel electrode and array substrate on color membrane substrates corresponds, by conductive spacer with it is corresponding
Pixel region thin film transistor (TFT) drain electrode electrical connection.
Above-mentioned color membrane substrates and/or array substrate further include that first be formed on the first substrate and/or the second substrate is deposited
Storing up electricity pole and the second storage electrode, you can be color membrane substrates further include the first storage electrode and to be formed on the first substrate
Two storage electrodes；Or array substrate further includes the first storage electrode and the second storage electrode being formed on the second substrate；Or
Person's color membrane substrates can also include forming the first storage electrode on the first substrate, while array substrate further includes being formed in the
The second storage electrode on two substrates；Alternatively, color membrane substrates can also include the second storage electrode formed on the first substrate,
Array substrate further includes the first storage electrode being formed on the second substrate simultaneously.The embodiment of the present invention and attached drawing are with array substrate
Further include being described in detail for the first storage electrode and the second storage electrode being formed on the second substrate.
As shown in fig. 7, the first storage electrode 10 is located at the upper surface of second storage electrode 11, the first storage electrode 10 and second
Storage electrode 11 forms overlapping region 16, the first storage electrode 10 and the second storage electrode 11 and forms storage electricity in overlapping region 16
Hold.First storage electrode and the second storage electrode form storage capacitance, and storage capacitance enables the voltage of pixel electrode to remain to
Picture is updated next time, even if obtaining current frame image remains to next frame more new images, to ensure the display of two continuous frames image
Uninterruptedly.
A kind of display panel provided in an embodiment of the present invention, is arranged pixel electrode on color membrane substrates, and pixel electrode passes through
Conductive spacer in array substrate is electrically connected with the drain electrode of thin film transistor (TFT), drains charge to pixel electrode in this way；First deposits
Storing up electricity pole and the second storage electrode form storage capacitance, and the display to ensure two continuous frames image is uninterrupted；Pixel electrode position again
In color membrane substrates, data line bit is filled with liquid crystal between array substrate, color membrane substrates and array substrate, then on color membrane substrates
The spacing distance of data line on pixel electrode and array substrate increases (thick at least more than the box of liquid crystal), i.e., relative to existing skill
Art increases the spacing distance of data line and pixel electrode, and the coupled capacitor between such pixel electrode and data line subtracts significantly
It is small, and then the vertical cross talk problems of display panel are improved, to improve the display quality of display panel.
Optionally, color membrane substrates further include the public electrode to be formed on the first substrate；In public electrode and pixel electrode
In the case of different layers, it is gap electrode that the first substrate is at least distally from public electrode and pixel electrode；Alternatively, in picture
In the case that plain electrode and public electrode are located at same layer, pixel electrode and public electrode are gap electrode.
In the case that above-mentioned public electrode and pixel electrode are located at different layers, it is at least distally from public electrode and pixel electrode
First substrate is gap electrode.Can be that pixel electrode is located at the upper surface of public electrode, then pixel electrode is far from the first lining
Bottom, at this point, pixel electrode is gap electrode, public electrode can be that gap electrode can also be plate electrode.It can also be public
Common electrode is located at the upper surface of pixel electrode, then public electrode is gap electrode, pixel electricity far from the first substrate, at this time public electrode
Extremely can be gap electrode can also be plate electrode.And it is preferred, it is located at the feelings of different layers in public electrode and pixel electrode
Under condition, pixel electrode and public electrode are gap electrode.
It should be noted that in the case where color membrane substrates further include public electrode, i.e. pixel electrode and public electrode is equal
It is arranged on color membrane substrates.By taking pixel electrode is located at the upper surface of public electrode as an example, since color membrane substrates and array substrate are to box
After, pixel electrode is far from the first substrate, i.e. pixel electrode is close to liquid crystal, then for the shape between pixel electrode and public electrode
At the multi-dimensional electric field of driving liquid crystal, pixel electrode is necessary for gap electrode.Public electrode is located at the case where the upper surface of pixel electrode
It is identical as principle above.Public electrode and pixel electrode form multi-dimensional electric field on the same substrate, and display panel has visual
The features such as angle height, fast response time.
Can be color membrane substrates include pixel in addition, color membrane substrates further include the public electrode to be formed on the first substrate
Electrode and public electrode；Alternatively, can also be that color membrane substrates include pixel electrode, the first storage electrode, the second storage electrode
And public electrode；Alternatively, can also be color membrane substrates include pixel electrode, the first storage electrode (or second storage electrode) with
And public electrode.
Optionally, array substrate further includes the public electrode being formed on the second substrate, and color membrane substrates include being formed in the
Pixel electrode on one substrate forms vertical electric field, the then display panel being correspondingly formed between pixel electrode and public electrode
For TN (Twisted Nematic, twisted nematic) type display panel etc., which has the characteristics that at low cost.
Can be array substrate include public in addition, array substrate further includes the public electrode being formed on the second substrate
Electrode；It can also be that array substrate includes the first storage electrode, the second storage electrode and public electrode；Alternatively, can also be
Color membrane substrates include the second storage electrode (or first storage electrode) and public electrode.In the embodiment of the present invention, with color film base
Plate includes pixel electrode, and array substrate for the first storage electrode, the second storage electrode and public electrode including carrying out specifically
It is bright.
Optionally, as shown in fig. 7, array substrate further includes the second storage electrode 11 being formed on the second substrate 201, the
Two storage electrodes 11 and grid line 5 can be formed by a patterning processes.Patterning processes include mask, exposure, development, quarter
Techniques, the second storage electrode and the grid line such as erosion and stripping are formed by a patterning processes, reduce the number of patterning processes, from
And reduce manufacturing cost.
Optionally, situation about being located at simultaneously in the first storage electrode and public electrode in color membrane substrates or array substrate
Under, the first storage electrode and public electrode can be formed by a patterning processes, can reduce the number of patterning processes in this way,
To reduce manufacturing cost.As shown in fig. 7, by taking the first storage electrode 10 and public electrode 4 are located in array substrate simultaneously as an example,
Then the first storage electrode 10 and public electrode 4 can be formed by a patterning processes.
Optionally, as shown in fig. 7, array substrate further includes the public electrode wire 12 being electrically connected with public electrode 4, common electrical
Polar curve 12 and grid line 5 can be formed by a patterning processes, can reduce the number of patterning processes in this way, to reduce system
Cause this.
It should be noted that there are many modes for the first storage electrode and the framework of the second storage electrode formation storage capacitance.
First storage electrode and the second storage electrode can be charged by pixel electrode and grid line respectively, form storage capacitance；It can be with
It is to be charged respectively by pixel electrode and public electrode wire, forms storage capacitance.
Specifically, in the embodiment of the present invention, since pixel electrode is electrically connected with drain electrode, then in the first storage electrode and second
Storage electrode is charged by pixel electrode and grid line respectively, in the case of forming storage capacitance.First storage electrode can be with
Drain electrode electrical connection is charged by drain electrode to the first storage electrode, and the second storage electrode can be electrically connected with grid line, pass through grid line
It charges to the second storage electrode, forms storage capacitance in overlapping region in the first storage electrode and the second storage electrode in this way.Or
Person, the first storage electrode can be electrically connected with grid line, be charged to the first storage electrode by grid line, the second storage electrode can be with
It is to exist in this way in the first storage electrode and the second storage electrode by drain electrode to the charging of the second storage electrode with the electrical connection that drains
Overlapping region forms storage capacitance.
It is charged respectively by pixel electrode and public electrode wire in the first storage electrode and the second storage electrode, forms storage
In the case of capacitance.First storage electrode can be with drain electrical connection, by drain electrode to the first storage electrode charge, second deposits
Storing up electricity can be electrically connected with public electrode wire, charged to the second storage electrode by public electrode wire, deposited in this way first
The overlapping region of storing up electricity pole and the second storage electrode forms storage capacitance.Alternatively, the first storage electrode can be and public electrode
Line be electrically connected, charge to the first storage electrode by public electrode wire, the second storage electrode can be with drain be electrically connected, pass through
It drains and charges to the second storage electrode, form storage electricity in the overlapping region of the first storage electrode and the second storage electrode in this way
Hold.
In the following, being arranged in color membrane substrates with pixel electrode, public electrode, the first storage electrode, the second storage electrode are all provided with
It sets for array substrate, a specific embodiment is provided and carrys out a kind of display panel that the present invention will be described in detail embodiment provides.
As shown in fig. 6, the display panel includes：Further include being located at color film base to the color membrane substrates 1 and array substrate 2 of box
Liquid crystal 3 between plate 1 and array substrate 2 and conductive spacer 9；Color membrane substrates 1 include the first substrate 101 and are formed in first
Pixel electrode 7 on substrate 101.Color membrane substrates further include：Positioned at the flatness layer of the first substrate and covering pixel electrode 7 (in figure
It is not shown), flatness layer is provided with pixel electrode via at the position of corresponding drain electrode 803, and conductive spacer 9 passes through pixel electrode
Via is electrically connected with pixel electrode 7.
As shown in Figure 6, Figure 7, array substrate 2 includes：Second substrate 201 and the grid line being formed on the second substrate 201
5, data line 6 and thin film transistor (TFT)；Wherein, array substrate further include be formed in the second substrate and covering the second storage electrode and
The gate insulation layer (not shown) of grid line and the passivation layer (not shown) for covering thin film transistor (TFT).Thin film transistor (TFT)
Grid 801 is electrically connected with grid line 5, and source electrode 802 is electrically connected with data line 6, and passivation layer is provided at the position of corresponding drain electrode 803
Drain via 15, conductive spacer 9 are electrically connected by drain via 15 with drain electrode 803.
As shown in fig. 7, array substrate further includes the first storage electrode 10, second storage being formed on the second substrate 201
Electrode 11, public electrode 4, public electrode wire 12.Gate insulation layer is provided with second at the position of corresponding second storage electrode 11
Storage electrode via 14, public electrode 4 are formed in the upper surface of gate insulation layer and are deposited with second by the second storage electrode via 14
Storing up electricity pole 11 is electrically connected；Passivation layer is provided with drain via 15, the formation of the first storage electrode 10 at the position of corresponding drain electrode 803
It is electrically connected with drain electrode 803 in the upper surface of passivation layer and by drain via 15.
First storage electrode 10 passes through drain via 15 and drain electrode 803；Second storage electrode 11 and public electrode 4 pass through the
Two storage electrode vias 14 are electrically connected, and public electrode 4 is electrically connected with public electrode wire 12 by public electrode via 13, to
Second storage electrode 11 is electrically connected with public electrode wire 12.In this way, the first storage electrode 10 is by 803 charging of drain electrode, second deposits
Storing up electricity pole 11 is charged by public electrode wire 12, and the first storage electrode 10 and the second storage electrode 11 are deposited in the formation of overlapping region 16
Storing up electricity is held, so as to preserve voltage, in case being used when update picture.
A kind of display panel based on the embodiment of the present invention, pixel electrode are arranged on color membrane substrates, pass through conduction
Spacer material is electrically connected with drain electrode, is charged to pixel electrode to drain, and public electrode setting is in array substrate, public electrode and public affairs
Common-battery polar curve is electrically connected, and is charged to public electrode by public electrode wire, so that pixel electrode and public electrode form electric field,
Liquid crystal is driven to realize display；First storage electrode is charged by drain charge, the second storage electrode by public electrode wire, in turn
Storage capacitance is formed in the overlapping region of the first storage electrode and the second storage electrode, to ensure the display of two continuous frames image not
Interruption；Pixel electrode is located at color membrane substrates again, and data line bit is filled with liquid between array substrate, color membrane substrates and array substrate
Crystalline substance, then the data line on the pixel electrode and array substrate on color membrane substrates interval increase (box of the distance at least more than liquid crystal
It is thick), i.e., the spacing distance of data line and pixel electrode is increased compared with the existing technology, between such pixel electrode and data line
Coupled capacitor greatly reduce, and then the vertical cross talk problems of display panel are improved, to improve the display of display panel
Quality.
In the following, enumerating a specific embodiment to illustrate the production method of display panel as shown in FIG. 6, the method packet
It includes：
Step S011, the pixel electrode of matrix arrangement is formed on the first substrate and covers the flatness layer of pixel electrode,
Flatness layer is provided with pixel electrode via at the position of respective pixel electrode.The color membrane substrates formed include pixel electrode.
Step S021, as shown in figure 8, forming barrier metal layer on the second substrate 201 by a patterning processes, wherein
Barrier metal layer includes：Grid line 5, grid 801, public electrode wire 12 and the second storage electrode 11.
Step S022, the gate insulation layer of covering barrier metal layer is formed on the second substrate, wherein gate insulation layer is corresponding the
It is formed with the second storage electrode via at the position of two storage electrodes, and is formed at the position of corresponding public electrode wire public
Electrode via.
Step S023, as shown in figure 9, forming Source and drain metal level on the second substrate 201, wherein Source and drain metal level includes
Data line 6, source electrode 802 and drain electrode 803.Source electrode 802 is electrically connected with data line 6.
Step S024, passivation layer is formed on the second substrate, passivation layer is provided at the position of corresponding drain electrode and drained
Hole.
Above-mentioned steps S021-S024 can form array substrate as shown in Figure 10, and gate insulation layer (not shown) exists
The second storage electrode via 14 is formed at the position of corresponding second storage electrode 11, and in the position of corresponding public electrode wire 12
Place is formed with public electrode via 13.Passivation layer (not shown) is provided with drain via at the position of corresponding drain electrode 803
15。
Step S025, as shown in figure 11, public electrode 4 and the first storage electrode 10 are formed by a patterning processes.Tool
Body, public electrode 4 is formed in grid line 5 and data line 6 intersects the region limited, passes through public electrode via 13 and public electrode
Line 12 is electrically connected.Second storage electrode 11 is electrically connected by the second storage electrode via 14 with public electrode 4.First storage electrode
10 tops for being formed in drain electrode 803 are formed, and are electrically connected with drain electrode 803 by drain via 15.
Step S026, as shown in fig. 7, forming conductive spacer 9 at the position that the second substrate corresponds to drain electrode.Wherein, it leads
Electric spacer material 9 is electrically connected by drain via 15 with drain electrode 803.
Step S027, as shown in fig. 6, forming liquid crystal 3 between color membrane substrates 1 and array substrate 2, using to box technique,
By color membrane substrates 1 and array substrate 2 to box.At this point, the conductive spacer in array substrate passes through flatness layer on color membrane substrates
Pixel electrode via is electrically connected with pixel electrode.
By the above-mentioned steps S021- steps S026 array substrates that can be formed as shown in fig. 7, its with color membrane substrates to box
The display panel of formation is as shown in Figure 6.
It should be noted that the production method for forming display panel as shown in FIG. 6 is also not limited to above-mentioned specific steps,
For example, conductive spacer can also be that be formed in color membrane substrates first-class.Only the specific steps are examples to say with above-mentioned for the embodiment of the present invention
The production method of bright display panel provided in an embodiment of the present invention.
The above description is merely a specific embodiment, but scope of protection of the present invention is not limited thereto, any
Those familiar with the art in the technical scope disclosed by the present invention, can easily think of the change or the replacement, and should all contain
Lid is within protection scope of the present invention.Therefore, protection scope of the present invention should be based on the protection scope of the described claims.
Claims (8)
1. a kind of display panel, including：To the color membrane substrates and array substrate of box, and it is located at the color membrane substrates and the battle array
Liquid crystal between row substrate and spacer material, which is characterized in that the spacer material is conductive spacer；
The color membrane substrates include：First substrate and the pixel electrode for being formed in matrix arrangement on first substrate；
The array substrate includes：The second substrate and grid line being formed on second substrate, data line and film are brilliant
Body pipe；Wherein, the grid of the thin film transistor (TFT) is electrically connected with the grid line, and source electrode is electrically connected with the data line, and drain electrode is logical
The conductive spacer is crossed to be electrically connected with the corresponding pixel electrode；
Further include being formed in first substrate and/or the first storage electrode on second substrate and the second storage electrode,
First storage electrode and the second storage electrode mutually insulated and there are overlapping region, in the overlapping region shape
At storage capacitance, first storage electrode or second storage electrode are electrically connected with the pixel electrode；
Second storage electrode is formed on second substrate, and second storage electrode and the grid line pass through a structure
Figure technique is formed；
First storage electrode is formed on first substrate.
2. display panel according to claim 1, which is characterized in that the color membrane substrates further include being formed in described first
Public electrode on substrate；
In the case where the public electrode and the pixel electrode are located at different layers, the public electrode and the pixel electrode
In to be at least distally from the first substrate be gap electrode；Alternatively,
In the case where the pixel electrode and the public electrode are located at same layer, the pixel electrode and the public electrode
It is gap electrode.
3. display panel according to claim 2, which is characterized in that be located in the public electrode and the pixel electrode
In the case of different layers, the pixel electrode and the public electrode are gap electrode.
4. display panel according to claim 1, which is characterized in that the array substrate further includes being formed in described second
Public electrode on substrate.
5. display panel according to claim 4, which is characterized in that the array substrate further includes and the public electrode
The public electrode wire of electrical connection, the public electrode wire and the grid line are formed by a patterning processes.
6. according to claim 1-5 any one of them display panels, which is characterized in that first storage electrode and the leakage
Pole is electrically connected, and second storage electrode is electrically connected with public electrode.
7. display panel according to claim 6, which is characterized in that second storage electrode is formed in second lining
On bottom, and formed by a patterning processes with the grid line, the array substrate further include be formed in second substrate and
The gate insulation layer of second storage electrode and the grid line is covered, the gate insulation layer is in correspondence second storage electrode
The second storage electrode via is provided at position, the public electrode is formed in the upper surface of described gate insulation layer and by described
Two storage electrode vias are electrically connected with second storage electrode.
8. display panel according to claim 1, which is characterized in that the array substrate further includes：It is formed in described
The passivation layer of two substrates and the covering thin film transistor (TFT), the passivation layer are provided at the position of corresponding drain electrode and drained
Hole, the conductive spacer are electrically connected by the drain via with the drain electrode；
The color membrane substrates further include：Positioned at first substrate and the flatness layer of the covering pixel electrode, the flatness layer
Be provided with pixel electrode via at the position of corresponding drain electrode, the conductive spacer by the pixel electrode via with it is described
Pixel electrode is electrically connected.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201410487504.0A CN104298034B (en) | 2014-09-22 | 2014-09-22 | A kind of display panel |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201410487504.0A CN104298034B (en) | 2014-09-22 | 2014-09-22 | A kind of display panel |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN104298034A CN104298034A (en) | 2015-01-21 |
| CN104298034B true CN104298034B (en) | 2018-07-17 |
Family
ID=52317825
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201410487504.0A Active CN104298034B (en) | 2014-09-22 | 2014-09-22 | A kind of display panel |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN104298034B (en) |
Families Citing this family (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN106483728B (en) * | 2017-01-04 | 2019-05-21 | 京东方科技集团股份有限公司 | Dot structure, array substrate and display device |
| US10281786B2 (en) * | 2017-04-20 | 2019-05-07 | A.U. Vista, Inc. | Display device using low capacitance bus lines having gate lines and data lines on different substrates |
| CN109613772B (en) * | 2019-01-03 | 2021-12-10 | 京东方科技集团股份有限公司 | Display substrate, manufacturing method and repairing method thereof and display device |
| CN115308952B (en) * | 2022-08-31 | 2023-05-26 | 惠科股份有限公司 | Display panel and display device |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101051626A (en) * | 2007-04-29 | 2007-10-10 | 友达光电股份有限公司 | Semiconductor structure of display device and its producing method and pixel capacitance structure |
| CN101963729A (en) * | 2010-06-08 | 2011-02-02 | 友达光电股份有限公司 | Display panel |
Family Cites Families (15)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR20020002052A (en) * | 2000-06-29 | 2002-01-09 | 주식회사 현대 디스플레이 테크놀로지 | Method for manufacturing fringe field switching mode lcd |
| JP3615212B2 (en) * | 2003-09-17 | 2005-02-02 | シャープ株式会社 | Switching element substrate |
| JP4361844B2 (en) * | 2004-07-28 | 2009-11-11 | 富士通株式会社 | Liquid crystal display |
| JP2006195098A (en) * | 2005-01-12 | 2006-07-27 | Toshiba Matsushita Display Technology Co Ltd | Matrix array substrate, manufacturing method for the same, and flat display apparatus |
| KR101318247B1 (en) * | 2007-02-26 | 2013-10-16 | 엘지디스플레이 주식회사 | Liquid crystal display device and method for manufacturing of the same |
| KR101283366B1 (en) * | 2008-12-23 | 2013-07-08 | 엘지디스플레이 주식회사 | An Electrophoretic display device and method of fabricating the same |
| CN101833200B (en) * | 2009-03-13 | 2012-05-30 | 北京京东方光电科技有限公司 | Horizontal electric field type liquid crystal display device and manufacturing method thereof |
| CN101876763B (en) * | 2009-04-30 | 2012-10-10 | 胜华科技股份有限公司 | Field-effect liquid crystal display |
| CN101995700B (en) * | 2009-08-10 | 2012-07-18 | 北京京东方光电科技有限公司 | Liquid crystal panel and manufacturing method thereof |
| CN201853030U (en) * | 2010-09-17 | 2011-06-01 | 华映视讯（吴江）有限公司 | Transflective liquid crystal display panel |
| CN102591081A (en) * | 2012-03-07 | 2012-07-18 | 福建华映显示科技有限公司 | Pixel structure and LCD (liquid crystal display) panel thereof |
| CN103296030B (en) * | 2012-07-25 | 2015-12-09 | 上海天马微电子有限公司 | TFT-LCD array substrate |
| KR102004956B1 (en) * | 2012-08-02 | 2019-07-30 | 삼성디스플레이 주식회사 | Display device |
| CN103064218A (en) * | 2012-12-28 | 2013-04-24 | 南京中电熊猫液晶显示科技有限公司 | Liquid crystal display device |
| CN103676356B (en) * | 2013-12-10 | 2016-04-27 | 京东方科技集团股份有限公司 | Display device |
-
2014
- 2014-09-22 CN CN201410487504.0A patent/CN104298034B/en active Active
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101051626A (en) * | 2007-04-29 | 2007-10-10 | 友达光电股份有限公司 | Semiconductor structure of display device and its producing method and pixel capacitance structure |
| CN101963729A (en) * | 2010-06-08 | 2011-02-02 | 友达光电股份有限公司 | Display panel |
Also Published As
| Publication number | Publication date |
|---|---|
| CN104298034A (en) | 2015-01-21 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN105159001B (en) | Array substrate and its manufacturing method, display panel and display device | |
| CN106707648B (en) | A kind of display base plate, display device and its driving method | |
| CN101401030B (en) | Active matrix substrate, display device and television receiver | |
| CN104049429B (en) | Pixel structure and manufacturing method thereof | |
| CN102096259B (en) | Active matrix substrate, liquid crystal panel, display, television receiver | |
| CN105093740B (en) | Array substrate, liquid crystal display panel and its liquid crystal display device | |
| CN104090434B (en) | Array base palte and display device | |
| CN105045012B (en) | Dot structure, array base palte and liquid crystal display panel | |
| CN103926765B (en) | Pixel structure driven by bigrid scanning line and manufacturing method for pixel structure | |
| CN104238207A (en) | Array substrate and preparation method thereof as well as display device | |
| CN101540333B (en) | Thin-film transistor substrate and display device having the same | |
| CN104298034B (en) | A kind of display panel | |
| CN108122958A (en) | Display device | |
| CN1716067A (en) | Liquid crystal display device and manufacturing method thereof | |
| CN103984174B (en) | Pixel structure and manufacturing method and repair method thereof | |
| CN105223749A (en) | Array base palte and preparation method thereof, display device | |
| CN103094069B (en) | Pixel structure | |
| CN102655156A (en) | Array substrate and manufacturing method thereof | |
| CN104698706B (en) | A kind of array substrate and its manufacturing method, display device | |
| CN106449652B (en) | Array substrate and its manufacturing method, display panel and display equipment | |
| CN108121124A (en) | COA types array substrate and display panel | |
| CN104280959A (en) | Pixel structure, display panel and production method of pixel structure | |
| CN108563080A (en) | A kind of dot structure and pixel control method, array substrate and display device | |
| WO2018120543A1 (en) | Method for manufacturing pixel structure | |
| WO2021218625A1 (en) | Display substrate and manufacturing method therefor, and display device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |