CN104242958B - Communication system and its sample rate converter - Google Patents

Communication system and its sample rate converter Download PDF

Info

Publication number
CN104242958B
CN104242958B CN201310481350.XA CN201310481350A CN104242958B CN 104242958 B CN104242958 B CN 104242958B CN 201310481350 A CN201310481350 A CN 201310481350A CN 104242958 B CN104242958 B CN 104242958B
Authority
CN
China
Prior art keywords
sample rate
configuration
exponent number
restrictive condition
rate converter
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201310481350.XA
Other languages
Chinese (zh)
Other versions
CN104242958A (en
Inventor
谢明谕
颜仕杰
胡拉姆.穆罕默德
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
MediaTek Inc
Original Assignee
MStar Semiconductor Inc Taiwan
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by MStar Semiconductor Inc Taiwan filed Critical MStar Semiconductor Inc Taiwan
Publication of CN104242958A publication Critical patent/CN104242958A/en
Application granted granted Critical
Publication of CN104242958B publication Critical patent/CN104242958B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Abstract

The present invention provides a kind of communication system, wherein including a sample rate converter that can change configuration and a controller.The sample rate converter by the data signal with one first sampling rate to be converted to the converted signals with one second sampling rate.The sample rate converter can operate on one first configuration or one second configuration different from first configuration.The controller is used to according to an at least restrictive condition, and the dynamic control sample rate converter operates on one of one first configuration or one second configuration.

Description

Communication system and its sample rate converter
Technical field
The present invention is related with sample rate converter (sample rate converter, SRC), and especially with can adaptive The sample rate converter for changing running configuration is related.
Background technology
With the progress of electronic related technologies, various types of communication apparatus are more and more popularized.In existing communication equipment Conveyer or receiver can include the analog circuit compared with front end and the digital circuit compared with rear end mostly;Two kinds of signal kenels are different Digital-analog convertor or analogue-to-digital converters are provided between circuit.
Fig. 1 is presented third generation partner program (3rd Generation Partnership Project, 3GPP) and led to Interrogate the simple functional block diagram of the transmission terminal circuit in device.In order to avoid each pulse wave in data signal higher hamonic wave to simulation Circuit is interfered, and digital circuit 120 and analog circuit 160 physically need to generally be separated by one section of guard space, to avoid Coupled interference (coupling interference).In addition, in order to which the higher hamonic wave further reduced in digital pulse wave may be right The negative effect that analog circuit 160 is caused, signal to be transmitted 110 can be first passed through before digital-analog convertor 140 is entered One sample rate converter 122.The sampling rate of signal 130 is equal to analog circuit after the up-conversion that sample rate converter 122 is exported 160 operation sampling rate divided by a specific integer.In other words, the operation sampling rate of analog circuit 160 is signal after up-conversion The integral multiple of 130 sampling rate.Similarly, a sample rate conversion is also included in the digital circuit of 3GPP receivers (not illustrating) Device, input signal frequency reducing to be changed.
As it is known by the man skilled in the art, the correctness of the transformation result of sample rate converter and its exponent number (order) phase Close.Exponent number higher sample rate conversion includes the more circuit element/operation program, and power consumption is also higher, but can generally provide compared with Preferable transformation result.On the other hand, the external environment that communication device is faced would generally constantly change over time.In order to Remain to keep the sample rate conversion in normal operation, communication device under the communication environment that badly (such as there is much noise interference) Device is configured to have higher exponent number mostly.For because of the mobile communication device of limited power using battery, use The high power consumption that high-order sample rate converter is caused is undoubtedly a unfavorable factor, and its stand-by time may be caused to decline.
The content of the invention
To solve the above problems, the present invention proposes a kind of new sample rate conversion scheme.Different from being used in prior art Communication system and sample rate conversion method meeting in the way of the sample rate converter of fixed exponent number, embodiments in accordance with the present invention Consider one or more restrictive conditions, the configuration of dynamic adjustment sample rate converter, and then change the power consumption of sample rate converter Amount either other performance indicators.In the communication environment that need not pursue high-quality transformation result, sample rate converter can quilt It is set as operating on the relatively low configuration of power consumption, to save the electric power of communication system.
It is a kind of communication system according to the specific embodiment of the present invention, wherein turning comprising a sampling rate that can change configuration Parallel operation and a controller.The sample rate converter is the data signal with one first sampling rate is converted to one One converted signals of two sampling rates.The sample rate converter can operate on one first and configure or different from the one of first configuration Second configuration.The controller is used to according to an at least restrictive condition, and the dynamic control sample rate converter operates on this and first matched somebody with somebody Put and this second configuration one of.
It is a kind of sample rate conversion method being applied in a communication system according to the another specific embodiment of the present invention. One sample rate conversion program can operate on one first configuration or one second configuration different from first configuration.The sample rate conversion Method is comprised the steps of:(a) according to an at least restrictive condition, a configuration switching law of the sample rate conversion program is determined; And (b) switches the sample rate conversion program according to the configuration switching law between first configuration and second configuration.
It is a kind of sample rate converter for changing configuration according to the another specific embodiment of the present invention, will have one One data signal of the first sampling rate is converted to the converted signals with one second sampling rate.The sample rate converter is included One sample rate conversion circuit and a controller.The sample rate conversion circuit can operate on more than at least two different configurations.The control Device processed is used to according to an at least restrictive condition, and the dynamic control sample rate conversion circuit operates on more than at least two difference and matched somebody with somebody The one of which put.
It can be further understood on the advantages and spirit of the present invention by following detailed description of the invention and institute's accompanying drawings.
Brief description of the drawings
The simple functional block diagram of the transmission terminal circuit in 3GPP communication devices is presented in Fig. 1.
Fig. 2 is the functional block diagram of the communication system in one embodiment of the invention.
The corresponding relation example of the running exponent number and several restrictive conditions of sample rate converter is presented in Fig. 3.
The configuring switching mode example used according to the controller of the present invention is presented in Fig. 4 A and Fig. 4 B.
Fig. 5 A and Fig. 5 B are a kind of internal circuit example arrangements for illustrating the sample rate converter according to the present invention.
Fig. 6 A are another internal circuit example arrangements for illustrating the sample rate converter according to the present invention;Fig. 6 B take for this One kind of sample rate converter implements example in detail;Fig. 6 C are a kind of signal sequence example of the sample rate converter;Fig. 6 D are indicated Go out to produce the scope of the local circuit of low order transformation result;A kind of reality that multiplier is closed when low order is configured is presented in Fig. 6 E Apply example.
The detailed implementation example of another sample rate conversion circuit according to the present invention is presented in Fig. 7.
Fig. 8 is the flow chart of the sample rate conversion method in one embodiment of the invention.
[label declaration]
110:Signal to be transmitted 120:Digital circuit
122:Sample rate converter 130:Signal after up-conversion
140:Digital-analog convertor 160:Analog circuit
200:Communication system 210:The sample rate converter of configuration can be changed
215:Controller 220:Digital circuit
240:Digital-analog convertor 260:Analog circuit
210A:Low order sample rate conversion circuit 210B:High-order sample rate conversion circuit
210C:Multiplexer 210D:Delay element
212:High-order sample rate conversion circuit 212A:Local circuit
212B:Multiplexer 212C:Multiplier
S82~S84:Process step
Embodiment
It is a kind of communication system according to the specific embodiment of the present invention, its functional block diagram is depicted in Fig. 2.Must explanation , a so-called word of the invention is to censure the inventive concept that the embodiment such as this is presented herein, but it covers category not It is limited to the embodiment such as this in itself.In addition, the Mathematical representation in present specification is to illustrate and embodiments of the invention phase The principle and logic of pass, unless there are situation about specializing, are not otherwise construed as limiting to scope of the invention.
It can change the controller 215 of sample rate converter 210 and one of configuration comprising one in communication system 200.In this implementation In example, sample rate converter 210 is contained within digital circuit 220, will have input sampling rate FINA data signal Be converted to another output sampling rate FOUTConverted signals.The converted signals can be then sequentially provided to numeral-mould Intend converter 240 and analog circuit 260, so that the operation sampling rate of analog circuit 260 is the sampling rate of the converted signals Integral multiple, helps to reduce the interference that digital pulse wave causes analog circuit 260.
Sample rate converter 210 can operate at least two different configurations.For example, sample rate converter 210 can It is designed to that in two kinds of different configurations there is different running exponent numbers.Or, sample rate converter 210 is designed to There is identical to operate exponent number in two kinds of different configurations, but with different computational complexities.In general, running exponent number compared with The high either higher sample rate conversion of complexity is all compared with power consumption.The configuration change mode of sample rate converter 210 is detailed later. Illustrate below mainly by sample rate converter 210 in case of the first configuration is different with the running exponent number of the second configuration, but Scope of the invention is not limited.In addition, by following explanation, those skilled in the art it is understood that scope of the invention not The configuration quantity for being limited to sample rate converter 210 is two situation.
In practical application, controller 215 may be placed inside digital circuit 220, also can be as shown in Figure 2 independently of number Outside word circuit 220.Controller 215 is used to according to an at least restrictive condition, and dynamic control sample rate converter 210 operates on the One configuration or the second configuration.Conveyer can be measured including but not limited to communication system 200 by providing to the restrictive condition of controller 215 The correlated judgment produced after quality, transmission channel quality, or receiver quality, such as error vector magnitude (error vector Magnitude, EVM), adjacent channel leakage power ratio (adjacent channel leakage power ratio, ACLR), Mix attached emission measure (TX spurious emission at RX band), or transmission end output power signal in transmission end.Fig. 3 The form of presentation is the corresponding relation example of the running exponent number and several restrictive conditions of sample rate converter 210.Such as the form institute Show, when required error vector magnitude is poor, relatively low attached emission measure or relatively low output power signal are mixed in transmission end, controller 215 can all make sample rate converter 210 operate on the relatively low configuration of exponent number.In general, when communication environment better quality, sampling Rate converter 210 just need not be operated in the higher high order configurations of power consumption.Relatively, when communication environment is second-rate, take Sample rate converter 210, which just can be switched to, can provide the high order configurations preferably showed.Thereby, not damage communication system 200 whole In the case of body running performance, the average power consumption of sample rate converter 210 can be lowered.
Further it is provided that the restrictive condition to controller 215 can also be included from the limitation of of communication system 200 itself, example Such as the power state of communication system 200.For example, when controller 215 finds that the electricity of communication system 200 is less than a threshold value When, the sample rate converter 210 that script can be operated on into the higher configuration of power consumption, which be switched to, operates on that power consumption is relatively low to match somebody with somebody Put, to extend the up time of communication system 200.The producing method of foregoing various restrictive conditions is all those skilled in the art It is known, therefore repeat no more.
In practice, controller 215 determines matching somebody with somebody for sample rate converter 210 using a look-up table or a logical operation circuit Put switching law.By taking the form shown in Fig. 3 as an example, controller 215 can be found out corresponding using a restrictive condition as index value Running exponent number, and according to its lookup result determine how to switch sample rate converter 210.It should be noted that, the grade correspondence Various numerical values reciteds in relation can be determined by the circuit designers of communication system 200 according to practical experience, not with Fig. 3 persons of enumerating It is limited.Those skilled in the art are it is understood that the logic rules of the grade corresponding relation and the selection exponent number of controller 215 are also using bag Circuit containing elements such as comparator, gates is realized, or is written as non-momentary embodied on computer readable media, and storage is extremely In memory with hop controller 215.
When that must consider multiple restrictive conditions simultaneously, controller 215 can find out one according to each restrictive condition respectively Individual corresponding running exponent number, then a maximum is selected as finally selected running from multiple running exponent numbers obtained by searching Exponent number.In other words, controller 215 can be that sample rate converter 210 determines one first exponent number, according to the according to the first restrictive condition Two restrictive conditions are that sample rate converter 210 determines one second exponent number, and the greater in the first exponent number and the second exponent number Determine the configuration switching law of sample rate converter 210.
In embodiments in accordance with the present invention, controller is that the running exponent number of sample rate converter selection can be an integer, Also can be a non-integer.Assuming that in first configuration in sample rate converter 210 corresponding to running exponent number be positive integer N, The running exponent number corresponding to sample rate converter 210 in the second configuration is another positive integer M.In an embodiment, when Controller 215 is the running exponent number of the selection of sample rate converter 210 between the first running exponent number N and the second running exponent number M. In case of N is equal to 1, M equal to 2, if it is 1.5 that controller 215, which is the running exponent number that sample rate converter 210 is selected, control Device 215 processed can make sample rate converter 210 regularly alternately switch between the first configuration and the second configuration, and each occupy 50% Working time.As shown in Figure 4 A, controller 215 can make sample rate converter 210 in a specific time period T preceding 50% time The first configuration is operated on, rear 50% time operates on the second configuration.Controller 215 as shown in Figure 4 B can also turn sampling rate Parallel operation 210 operates on the first configuration and the time of the second configuration is each split as two sections of T*25%.Similarly, if N is equal to 1, M etc. In 3, sample rate converter 210 is made regularly alternately to switch between the first configuration and the second configuration, and each occupy 50% work Make the time, the running exponent number of sample rate converter 210 can be made to be equivalent to 2.
In an embodiment, alternately switch sample rate converter 210 to realize between controller 215 selects to configure in two kinds During a certain specific running exponent number, controller 215 using one triangle-quadrature modulates (Delta-Sigma Modulation) program or Pulse width modulation (Pulse Width Modulation) switches sampling rate turn to plan between the first configuration and the second configuration The time method of salary distribution of parallel operation 210.As shown in the above description, as long as can be configured with the converter of multiple different ranks, with reality The modulation system of existing a certain specific running exponent number, scope of the invention is not limited to specific modulation system.Thereby, because of switching The noise for configuring and producing can be passed to the frequency range of less likely interference simulation circuit 260.
As shown in Figure 5A, in an embodiment, sample rate converter 210 comprising a low order sample rate conversion circuit 210A with One high-order sample rate conversion circuit 210B.When sample rate converter 210 operates on low order configuration, low order sample rate conversion circuit 210A is activated.When sample rate converter 210 operates on high order configurations, high-order sample rate conversion circuit 210B is activated.When Low order sample rate conversion circuit 210A is activated, and high-order sample rate conversion circuit 210B can be closed, to save electric power.Relatively Ground, when high-order sample rate conversion circuit 210B is activated, low order sample rate conversion circuit 210A can be closed.
One kind that the sample rate converter 210 shown in Fig. 5 A is further presented in Fig. 5 B implements example in detail.In this example, The switching signal tp that controller 215 is produced is to control multiplexer 210C, to select to provide to sample rate converter 210 Output end OUT be low order sample rate conversion circuit 210A or high-order sample rate conversion circuit 210B output signal.Such as ability Known to field technique personnel, compared to low order sample rate conversion circuit, high-order sample rate conversion circuit need obtain more pen input Data, which are enabled, carries out computing, produces its output signal.In order to reach the effect of seamless (seamless) switching, low order sampling rate turns Change and a delay element 210D is provided between circuit 210A and input IN.With low order sample rate conversion circuit 210A running exponent number Running exponent number equal to one, high-order sample rate conversion circuit 210B is equal to two, and input sampling rate FINSituation for 10 megahertzs is Example, the time delay that delay element 210D is provided is substantially equal to 0.1 microsecond, that is, circuit 210A, 210B input are counted Input sampling rate F is multiplied by displacementINInverse.In this instance, second order turn of frequency device and single order turn of frequency device input displacement difference are 1.So The output signal of one, low order sample rate conversion circuit 210A and high-order sample rate conversion circuit 210B same times just can be protected Hold as corresponding to same input signal.In addition, in order to further ensure that output end OUT will not because of switching signal tp state Change and short-time pulse (glitch) occur, controller 215 is designed to arrange switching signal tp state conversion time point It is synchronized with input sampling rate FINOr output sampling rate FOUTClock signal state conversion time point.
As shown in Figure 6A, in another embodiment, sample rate converter 210 includes a high-order sample rate conversion circuit 212. When sample rate converter 210 operates on low order configuration, the local circuit 212A in high-order sample rate conversion circuit 212 is transported To produce low order transformation result.In theory, element (such as multiplier, delay element, the addition of high-order sample rate conversion circuit Device, subtracter ...) quantity can higher than composition one low order sample rate conversion circuit required for number of elements.Therefore, by suitable Local selecting circuit element simultaneously uses multiplexer, and high-order sample rate conversion circuit can also provide low order transformation result, that is, etc. Imitate in an embedded low order sample rate conversion circuit in high-order sample rate conversion circuit.When sample rate converter 210 operates on height When rank configures, the multiplexer in high-order sample rate conversion circuit 212 is then to be controlled as exporting high-order transformation result.
One kind that high-order sample rate conversion circuit 212 is presented in Fig. 6 B implements example in detail, and Fig. 6 C are then this sample rate conversions A kind of signal sequence example of circuit.When switching signal tp is 1, output end OUT provides single order transformation result;Work as switching Signal tp is 0, and output end OUT provides second order transformation result.In figure 6d, the circuit elements that local circuit 212A is included Part is solid line or with solid line housing, and the circuit element outside local circuit 212A is denoted as dotted line or with dotted line Housing.In an embodiment, when sample rate converter 210 operates on low order configuration, the circuit elements outside local circuit 212A Part, that is, unwanted circuit element when producing low order transformation result, can partially or fully be closed, to reduce power consumption.
In practical application, the multiplier realized with combinational logic element (combinational logic element) Suitable power consumption.Fig. 6 E presentations are a kind of to close a multiplier 212C to reduce power consumption when single order is configured by multiplexer 212B Implement example.
It is worth noting that, input is signal A in Fig. 6 B, the delay element that is output as signal B can be considered as being equivalent to figure Delay element 210D in 5B.Therefore, the sample rate conversion circuit that Fig. 6 B are presented equally can reach the effect of foregoing seamless switching. In addition, being to be synchronized with input sampling rate F by switching signal tp state conversion time point arrangementINOr output sampling rate FOUTWhen The state conversion time point of clock signal, can further ensure that output end OUT in Fig. 6 B will not because of switching signal tp shape State changes and short-time pulse occurs.
The detailed implementation example of another sample rate conversion circuit according to the present invention is presented in Fig. 7.There is provided to sample rate conversion Circuit 700 is to control the switching signal tp of each multiplexer to be according to an at least restrictive condition and dynamic by controller (not illustrating) Adjustment.When switching signal tp is 2, output end OUT provides single order transformation result;When switching signal tp is 1, output end OUT provides second order transformation result;When switching signal tp is 0, output end OUT provides three rank transformation results.Phase As, when sample rate conversion circuit 700 operates on low order configuration, the unrelated element of running is configured (such as to combine with low order The multiplier that logic element is realized) it can be selectively closed, to save the whole power consumption of sample rate conversion circuit 700. In this example, three rank turn of frequency device are 2 with single order turn of frequency device input displacement difference, and second order turn of frequency device is with single order turn of frequency device input displacement difference 1.Consequently, it is possible to which the output signal of low order sample rate conversion circuit and high-order sample rate conversion circuit same time just can be kept For corresponding to same input signal.Thus embodiment can be seen that, embodiments in accordance with the present invention can be adopted sampling rate turns Changing circuit, quantity is not limited equal to two in mode.
It is a kind of sample rate conversion method being applied in a communication system according to the another specific embodiment of the present invention, Its flow chart is depicted in Fig. 8.One sample rate conversion program can operate on more than at least two different configurations.First, step S82 According to an at least restrictive condition, to determine a configuration switching law of the sample rate conversion program.Then, according to step S84 The configuration switching law switches the sample rate conversion program between more than at least two different configurations.It was in introducing Fig. 2 previously The various operation changes (species of such as restrictive condition and the producing method of configuration switching law) described during existing communication system Also can also it be repeated no more using so far sample rate conversion method, its details.
It should be noted that, scope of the invention is not limited to the transmission end in communication system, is also not limited to third generation cooperation group With plan (3GPP) communication device.For example, the sample rate converter 210 that can change configuration can also be set with controller 215 The receiving terminal of communication system is placed in, to according to the restrictive conditions such as conveyer quality, transmission channel quality, receiver quality dynamic Adjust the circuit configuration of frequency reducing conversion.In addition, idea of the invention is equally applicable for other various needing the electricity of sample rate conversion Sub-device, for example, need interpolation to produce more pixels to expand the image processing system of picture dimension, or need to many pictures Prime number evidence imposes down-sampled (decimation) program to reduce the image processing system of picture dimension.Exponent number is higher takes for running Sample rate conversion configurations can provide the processing result image of better quality, and operate exponent number it is relatively low sample rate conversion configuration can Higher image processing speed and relatively low power consumption are provided.
As described above, the present invention proposes a kind of new sample rate conversion scheme.Different from using Fixed-order in prior art Communication system and sample rate conversion method in the way of several sample rate converters, embodiments in accordance with the present invention can consider one Kind or a variety of restrictive conditions, dynamic adjustment sample rate converter configuration, and then change sample rate converter power consumption or It is other performance indicators.In the communication environment that need not pursue high-quality transformation result, sample rate converter can be set to The relatively low configuration of power consumption is operated on, to save the electric power of communication system.
By the above detailed description of preferred embodiments, it is intended to more clearly describe the feature and spirit of the present invention, And not scope of the invention is any limitation as with above-mentioned disclosed preferred embodiment.On the contrary, the purpose is to uncommon Being arranged in the category of the right to be applied of the invention of various changes and tool equality can be covered by hoping.

Claims (16)

1. a kind of communication system, comprising:
One can change the sample rate converter of configuration, the data signal with one first sampling rate is converted to one One converted signals of the second sampling rate, the sample rate converter can operate on one first configuration or different from first configuration One second configuration;And
One controller, to according to an at least restrictive condition, the dynamic control sample rate converter operate on first configuration and One of second configuration;
Wherein an at least restrictive condition include one first restrictive condition and one second restrictive condition, the controller according to this first Restrictive condition is that the sample rate converter determines one first exponent number, is that the sample rate converter is determined according to second restrictive condition One second exponent number, and determine according to the greater in first exponent number and second exponent number configuration of the sample rate converter Switching law.
2. communication system according to claim 1, wherein an at least restrictive condition include one or more following parameters: One error vector magnitude, an adjacent channel leakage power ratio, a transmission end mix attached emission measure, a transmission end output power signal, One power state.
3. communication system according to claim 1, the wherein controller are using an at least restrictive condition as input data, A configuration switching law of the sample rate converter is determined using a look-up table or a logical operation circuit.
4. communication system according to claim 1, wherein first configuration correspond to one first running exponent number N, this second Configuration is different with M corresponding to one second running exponent number M, N, and a respectively positive integer;The controller is according to this at least one Determine a running exponent number, the exponent number is between the first running exponent number N and second running exponent number M, and according to the running rank The number dynamic control sample rate converter operates on one of first configuration and second configuration.
5. communication system according to claim 4, the wherein controller are wide using one triangle-quadrature modulates program or pulse Degree modulation program determines a configuration switching law of the sample rate converter.
6. communication system according to claim 1, the wherein sample rate converter include a low order sample rate conversion circuit With a high-order sample rate conversion circuit;When the sample rate converter operates on first configuration, low order sample rate conversion electricity Road is activated;When the sample rate converter operates on second configuration, the high-order sample rate conversion circuit is activated.
7. communication system according to claim 6, the wherein controller control the sample rate conversion by a switching signal Device a, clock signal is provided for one of first sampling rate and second sampling rate, a state of the switching signal Conversion time point is synchronized with a state conversion time point of the clock signal.
8. communication system according to claim 1, the wherein sample rate converter include a high-order sample rate conversion circuit; When the sample rate converter operates on first configuration, the local circuit in the high-order sample rate conversion circuit be utilized with Produce a low order transformation result;When the sample rate converter operates on second configuration, the high-order sample rate conversion circuit quilt Utilize to produce a high-order transformation result.
9. communication system according to claim 8, wherein when the sample rate converter operates on first configuration, the height A multiplier in rank sample rate conversion circuit, outside the local circuit is closed.
10. a kind of sample rate conversion method being applied in a communication system, comprising:
(a) according to an at least restrictive condition, a configuration switching law of a sample rate conversion program is determined, the wherein sampling rate turns The program of changing can operate on one first configuration or one second configuration different from first configuration;And
(b) the sample rate conversion program is switched between first configuration and second configuration according to the configuration switching law;
Wherein an at least restrictive condition includes one first restrictive condition and one second restrictive condition, and step (a) is included:
It is that the sample rate conversion program determines one first exponent number according to first restrictive condition;
It is that the sample rate conversion program determines one second exponent number according to second restrictive condition;And
The greater in first exponent number and second exponent number determines the configuration switching law.
11. sample rate conversion method according to claim 10, wherein an at least restrictive condition are comprising one or more Following parameters:Attached emission measure, a transmission end signal are mixed in one error vector magnitude, an adjacent channel leakage power ratio, a transmission end Power output, a power state.
Made 12. sample rate conversion method according to claim 10, wherein step (a) are included with an at least restrictive condition For input data, the configuration switching law is determined using a look-up table or a logical operation.
13. sample rate conversion method according to claim 10, wherein first configuration correspond to one first running exponent number N, second configuration is different with M corresponding to one second running exponent number M, N, and a respectively positive integer;The configuration switching law pair The running exponent number answered is between the first running exponent number N and second running exponent number M, and step (b) is included:
A running exponent number is determined according to this at least one, the exponent number is between the first running exponent number N and second running exponent number M Between;And
According to the running exponent number dynamic control sample rate conversion procedure operation in one of first configuration and the second configuration.
14. sample rate conversion method according to claim 13, wherein step (b), which are included, utilizes one triangle-quadrature modulates Program or pulse width modulation program determine the configuration switching law.
15. a kind of sample rate converter for changing configuration, the data signal with one first sampling rate to be converted to A converted signals with one second sampling rate, comprising:
One sample rate conversion circuit, can operate at least two different configurations;And
One controller, to according to an at least restrictive condition, the dynamic control sample rate conversion circuit operate on this at least two The different configuration of one of which of the above;
Wherein an at least restrictive condition include one first restrictive condition and one second restrictive condition, the controller according to this first Restrictive condition is that the sample rate converter determines one first exponent number, is that the sample rate converter is determined according to second restrictive condition One second exponent number, and determine according to the greater in first exponent number and second exponent number configuration of the sample rate converter Switching law.
16. sample rate converter according to claim 15, the wherein controller are using an at least restrictive condition as defeated Enter data, a configuration switching law of the sample rate conversion circuit is determined using a look-up table or a logical operation circuit.
CN201310481350.XA 2013-06-05 2013-10-15 Communication system and its sample rate converter Active CN104242958B (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US201361831150P 2013-06-05 2013-06-05
US61/831,150 2013-06-05

Publications (2)

Publication Number Publication Date
CN104242958A CN104242958A (en) 2014-12-24
CN104242958B true CN104242958B (en) 2017-08-25

Family

ID=52230418

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201310481350.XA Active CN104242958B (en) 2013-06-05 2013-10-15 Communication system and its sample rate converter

Country Status (2)

Country Link
CN (1) CN104242958B (en)
TW (1) TWI517592B (en)

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1270482A (en) * 1999-03-26 2000-10-18 日本电气株式会社 Radio communication apparatus and method for reducing power consumption by controlling A/D converters
CN1934646A (en) * 2004-04-14 2007-03-21 辉达公司 Method and system for synchronizing audio processing modules
TW200818132A (en) * 2006-06-30 2008-04-16 Toshiba Kk Apparatus for reproducing data on recording medium and method for reproducing data on the medium
CN101379701A (en) * 2006-02-15 2009-03-04 高通股份有限公司 Digital domain sampling rate converter

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2007067797A (en) * 2005-08-31 2007-03-15 Renesas Technology Corp Sampling rate converter and semiconductor integrated circuit

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1270482A (en) * 1999-03-26 2000-10-18 日本电气株式会社 Radio communication apparatus and method for reducing power consumption by controlling A/D converters
CN1934646A (en) * 2004-04-14 2007-03-21 辉达公司 Method and system for synchronizing audio processing modules
CN101379701A (en) * 2006-02-15 2009-03-04 高通股份有限公司 Digital domain sampling rate converter
TW200818132A (en) * 2006-06-30 2008-04-16 Toshiba Kk Apparatus for reproducing data on recording medium and method for reproducing data on the medium

Also Published As

Publication number Publication date
TW201448483A (en) 2014-12-16
TWI517592B (en) 2016-01-11
CN104242958A (en) 2014-12-24

Similar Documents

Publication Publication Date Title
CN103490776B (en) A kind of ultra broadband Frequency Hopping Synthesizer based on Digital Up Convert
CN103227641B (en) Analog-digital converter, signal processor and the method for analog digital conversion
CN110463083A (en) Adaptive envelope-tracking threshold value
CN103166598B (en) Digital filter and collocation method, electronic equipment and wireless communication system
CN109073573A (en) The backscatter device and system through back-scattered signal comprising OFDM packet is provided
CN102386946B (en) Data transmission rapid frequency hopping radio station
CN107864023B (en) Short-wave ultrashort-wave channel simulation device and simulation method
CN101188590A (en) Digital downlink frequency conversion system and digital downlink frequency conversion method in multi-carrier signal processing
EP2941826B1 (en) Multiple output dynamic element matching algorithm with mismatch noise shaping for digital to analog converters
CN107408925A (en) The method and apparatus powered to amplifier
CN104459726A (en) Interference signal generator
CN104242958B (en) Communication system and its sample rate converter
CN105556910B (en) Switched-mode high-linearity transmitter using pulse width modulation
CN104243376A (en) Communications apparatus and related method thereof
CN105577138A (en) Self-adaptive dynamic impedance matching method
CN103067105A (en) Doppler frequency shift device and Doppler frequency shift testing device and method for communication module
CN107561917A (en) Digit time converter system and method
CN103888090B (en) Power amplifying apparatus and wireless signal transmitter utilizing the same
CA2279680C (en) Binary waveform shaping apparatus
CN106330275B (en) Communication means and communication device
CN102984106A (en) Binary frequency shift keying modulation system
CN103138776A (en) Multiple output Zigbee launcher
CN103281283A (en) Automatic gain control method based on encoding orthogonal frequency division multiplexing
CN103716018B (en) Digital broadband excitation source implement device and method
CN101420401B (en) Timeslot peak eliminating method and system

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant
TR01 Transfer of patent right
TR01 Transfer of patent right

Effective date of registration: 20200413

Address after: No.1, Duhang 1st Road, Hsinchu City, Hsinchu Science Park, Taiwan, China

Patentee after: MEDIATEK Inc.

Address before: Hsinchu County, Taiwan, China

Patentee before: MStar Semiconductor, Inc.