CN104104380A - Low-electromagnetic-interference high-speed power switch driving device and method - Google Patents

Low-electromagnetic-interference high-speed power switch driving device and method Download PDF

Info

Publication number
CN104104380A
CN104104380A CN201310120034.XA CN201310120034A CN104104380A CN 104104380 A CN104104380 A CN 104104380A CN 201310120034 A CN201310120034 A CN 201310120034A CN 104104380 A CN104104380 A CN 104104380A
Authority
CN
China
Prior art keywords
power switch
driving
described power
driving signal
signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201310120034.XA
Other languages
Chinese (zh)
Inventor
程晋
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
SHANGHAI MOUNTAIN VIEW SILICON CO Ltd
Original Assignee
SHANGHAI MOUNTAIN VIEW SILICON CO Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by SHANGHAI MOUNTAIN VIEW SILICON CO Ltd filed Critical SHANGHAI MOUNTAIN VIEW SILICON CO Ltd
Priority to CN201310120034.XA priority Critical patent/CN104104380A/en
Publication of CN104104380A publication Critical patent/CN104104380A/en
Pending legal-status Critical Current

Links

Abstract

The invention provides a low-electromagnetic-interference high-speed power switch driving device and method. The device includes a controllable driving charging unit which is connected with a first driving signal input end of a power switch and an output end of the power switch and supplies charging current to the power switch under control of an input signal and adjusts the intensity of the charging current under control of an output signal of the power switch; a controllable driving discharging unit which is connected with a second driving signal input end and the output end of the power switch and supplies discharging current to the power switch under control of the input signal and adjusts the intensity of the discharging current under control of the output signal; and a clamping unit which is connected with the first driving signal input end and the second driving signal input end and carries out dynamic clamping on the first driving signal input end and the second driving signal input end. The low-electromagnetic-interference high-speed power switch driving device and method are capable of reducing electromagnetic interferences of the power switch to the largest degree and adjusting randomly an edge change rate of the output signal of the power switch without affecting a total time needed by signal overturning at the same time.

Description

A kind of low electromagnetic interference two-forty driving device of power switch and method
Technical field
The invention belongs to Driving technique field, relate to a kind of drive unit and method, particularly relate to a kind of low electromagnetic interference two-forty driving device of power switch and method.
Background technology
Power switch can provide high efficiency power stage for switching amplifier and Switching Power Supply constant power device, has both reduced power consumption, can save heat abstractor again, thereby in portable type electronic product, have very large application potential.Yet there is a unfavorable factor, hindered such devices in the application of a lot of occasions, Here it is electromagnetic interference (EMI).Due to power switch output is the energy of square wave or impulse form, the vertiginous voltage and current accompanying with it can produce serious electromagnetic interference to the electronic equipment of periphery by the mode of conduction and radiation, and impact is as the normal work of the devices such as FM receiver.Take common switching amplifier as example, and electromagnetic interference is mainly produced by the mechanism of following two aspects: on the one hand, the square wave edge of output is precipitous, can on frequency spectrum, produce large-scale humorous wave interference; On the other hand, the moment of switching at power switch can be for some time in complete off state (claiming again Dead Time), during this period of time the inertia of inductance current can make output waveform produce upper punch or undershoot, cause the parasitic diode conducting of output, and cause ringing effect, further aggravate electromagnetic interference.
In order to address this problem, US Patent No. 7190225 has proposed to come with AB class output driving circuit the method for driving power switch, and as shown in Figure 1, P type fet power pipe MP1 and N-type fet power pipe MN1 form a power switch to its principle jointly.The grid end of MP1 and MN1 is connected respectively the first driving signal 3 and two driving signal 4(is below referred to as driving signal).Because the size of MP1 and MN1 is conventionally very large, therefore drive signal demand to drive larger parasitic capacitance.Drive charging gating switch 105, drive electric discharge gating switch 106, drive charging current source 107, drive common generation the in discharging current source 108 to drive signal.Input signal 1 is controlled and is driven charging gating switch 105 and drive electric discharge gating switch 106, thereby selects by driving charging current source 107 to charge or being discharged by driving discharging current source 108, and charging current is by the current value I that drives charging current source 107 pdetermine, discharging current is by the current value I that drives discharging current source 108 ndetermine.By regulating I pand I nsize just can regulate the rising and falling time that drives signal, and then the rising and falling time of regulation output signal 2, thus reach the object that regulates electromagnetic interference degree.Yet, drive signal to rise more slowly and decline process in, P type fet power pipe MP1 and N-type fet power pipe MN1 conducting simultaneously considerable time, produce uncontrollable huge through current, this can increase power consumption greatly, even may burn power switch.For drive signal to rise more slowly and decline process in produce controlled through current, this US Patent No. 7190225 proposes to add an AB class biasing circuit 109 between the first driving signal 3 and two driving signal 4, driving signal in changing is carried out to dynamic clamper, make the through current between MP1 and MN1 have a maximum, be similar to the quiescent current of class ab ammplifier output stage.This brings another benefit simultaneously, in the handoff procedure of power switch, has eliminated the state that MP1 and MN1 turn-off simultaneously, has realized zero Dead Time, has avoided the second factor of aggravation electromagnetic interference mentioned above.This technology can realize when guaranteeing low-power consumption, has both made the edge of output signal slow down, and the bell of having eliminated again Dead Time initiation shakes, thereby can reduce preferably the electromagnetic interference of power switch.In Fig. 1, the waveform of some main signals as shown in Figure 2.In Fig. 2, waveform 201 is the waveform of input signal 1, and waveform 202 and 203 is respectively the waveform of the first driving signal 3 and two driving signal 4, and waveform 204 is the waveform of output signal 2.Drive decline and the rise time of signal to be respectively T dF1and T dR1, the rising and falling time of output signal is respectively T r1and T f1.As can be seen from Figure 2, the rising and falling time of output signal only accounts for and drives the decline of signal and the very little part of rise time, i.e. T dF1and T dR1much larger than T r1and T f1.This is because the moment output signal 2 that just reaches maximum difference at the first driving signal 3 and two driving signal 4 just starts variation, and in order constantly to reduce the rate of change of output signal 2 at this, must reduce and drive the rate of change of signal in whole process.This is similar to an automobile for low speed all keeps low speed by crossing in whole driving process, although realized safety crossing, has greatly extended total running time.The control strategy of this comparatively poor efficiency can seriously limit the performance of this technology effect.On the one hand, in the time need to reducing to greatest extent the electromagnetic interference of power switch, can need further to increase the rising and falling time of output signal, and this can make to drive the rising and falling time of signal long, thereby cannot be applied to high-speed power switch.On the other hand, conventionally need to be for power switch is equipped with current foldback circuit, and general current foldback circuit cannot be supported the rising and falling time that drives signal long, therefore need to increase design complexities and become this technology of cooperation originally.To sum up, there is and cannot bring into play to greatest extent, cannot adjust flexibly, not be suitable for high speed signal, need to increase the series of problems such as relevant support circuit cost in the technology of existing inhibition power switch electromagnetic interference.
Summary of the invention
The shortcoming of prior art in view of the above, the object of the present invention is to provide a kind of low electromagnetic interference two-forty driving device of power switch and method, the technology that suppresses power switch electromagnetic interference for solving prior art cannot be brought into play to greatest extent, cannot adjust flexibly, not be suitable for high speed signal, maybe need to increase the problem of relevant support circuit cost.
For achieving the above object and other relevant objects, the invention provides a kind of low electromagnetic interference two-forty driving device of power switch and method.
A low electromagnetic interference two-forty driving device of power switch, described low electromagnetic interference two-forty driving device of power switch comprises: controlled driving charhing unit, controlled driving discharge cell, clamper unit; Described controlled driving charhing unit is connected with the first driving signal input of a power switch and the output of described power switch, under the control of an input signal, for described power switch provides charging current, and under the control of the output signal of described power switch, regulate the size of described charging current; Described controlled driving discharge cell is connected with the second driving signal input of described power switch and the output of described power switch, under the control of described input signal, for described power switch provides discharging current, and under the control of the output signal of described power switch, regulate the size of described discharging current; Described clamper unit is connected respectively with described the second driving signal input with the first driving signal input of described power switch, and described the first driving signal input and described the second driving signal input are carried out to dynamic clamper.
Preferably, described controlled driving charhing unit comprises: charging controllable current source, the first charging gating switch; Described charging controllable current source is connected with the output of described power switch, under the control of the output signal of described power switch, exports variable charging current; Described the first charging gating switch is connected respectively with the first driving signal input of described charging controllable current source and described power switch, the described variable charging current that conducting or cut-out provide to described power switch under the control of described input signal.
Preferably, described controlled driving charhing unit also comprises: charging fixed current source, the second charging gating switch; Fixing charging current is exported in described charging fixed current source; Described the second charging gating switch is connected respectively with the first driving signal input of described charging fixed current source and described power switch, the described fixing charging current that conducting or cut-out provide to described power switch under the control of described input signal.
Preferably, described controlled driving discharge cell comprises: electric discharge controllable current source, the first electric discharge gating switch; Described electric discharge controllable current source is connected with the output of described power switch, under the control of the output signal of described power switch, exports variable discharging current; Described the first electric discharge gating switch is connected respectively with the second driving signal input of described electric discharge controllable current source and described power switch, the described variable discharging current that conducting or cut-out provide to described power switch under the control of described input signal.
Preferably, described controlled driving discharge cell also comprises: electric discharge fixed current source, the second electric discharge gating switch; Fixing discharging current is exported in described electric discharge fixed current source; Described the second electric discharge gating switch is connected respectively with the second driving signal input of described electric discharge fixed current source and described power switch, the described fixing discharging current that conducting or cut-out provide to described power switch under the control of described input signal.
Preferably, described clamper unit comprises AB class biasing circuit or diode clamping circuit.
A low electromagnetic interference two-forty power switch driving method, comprises the following steps:
Under the control of an input signal for the first driving signal input of a power switch and the second driving signal input of described power switch provide discharging current, make the output signal of described power switch increase, and by the size of discharging current described in the variation regulating and controlling of described output signal, thereby rise time and the speed of control output signal;
Under the control of described input signal for the first driving signal input of described power switch and the second driving signal input of described power switch provide charging current, the output signal of described power switch is declined, and by the size of charging current described in the variation regulating and controlling of described output signal, thereby fall time and the speed of control output signal.
Preferably, under the control of the output signal of described power switch, regulate the big or small specific implementation step of described discharging current to comprise:
When there is the described power switch output of upset driving high level signal in described input signal, for described power switch provides the discharging current of preset maximum value, make the driving signal fast-descending of the first driving signal input of described power switch and the second driving signal input of described power switch;
When the first driving signal input of described power switch and the second driving signal input of described power switch all decline while entering into clamping state, the output signal of described power switch changes, and now described discharging current is adjusted to predetermined minimum;
When the output signal of described power switch changes end, described discharging current is adjusted to preset maximum value, the first driving signal input of described power switch and the second driving signal input of described power switch exit clamping state in succession, and described driving signal fast-descending is most zero.
Preferably, under the control of the output signal of described power switch, regulate the big or small specific implementation step of described charging current to comprise:
When there is the described power switch output low level signal of upset driving in described input signal, for described power switch provides the charging current of preset maximum value, make the driving signal fast rise of the first driving signal input of described power switch and the second driving signal input of described power switch;
When the first driving signal input of described power switch and the second driving signal input of described power switch all rise while entering into clamping state, the output signal of described power switch changes, and now described charging current is adjusted to predetermined minimum;
When the output signal of described power switch changes end, described charging current is adjusted to preset maximum value, the first driving signal input of described power switch and the second driving signal input of described power switch exit clamping state in succession, and described driving signal rapidly increases to supply voltage.
As mentioned above, low electromagnetic interference two-forty driving device of power switch of the present invention and method, have following beneficial effect:
The present invention can reduce the electromagnetic interference of power switch to greatest extent, and be applicable to high speed signal, the rate of change at output signal edge that can also be by any Modulating Power switch of program and do not affect signal and overturn required total time, more can not have a negative impact to periphery support circuit.
Accompanying drawing explanation
Fig. 1 is the structural representation of existing driving device of power switch.
Fig. 2 is the waveform schematic diagram of main signal in the driving device of power switch shown in Fig. 1.
Fig. 3 is the structural representation of low electromagnetic interference two-forty driving device of power switch of the present invention.
Fig. 4 is the internal structure schematic diagram of low electromagnetic interference two-forty driving device of power switch of the present invention.
Fig. 5 is a kind of concrete enforcement structural representation of low electromagnetic interference two-forty driving device of power switch of the present invention.
Fig. 6 is the waveform schematic diagram of main signal in the driving device of power switch shown in Fig. 5.
Fig. 7 is a kind of preferred concrete implementing circuit structural representation of low electromagnetic interference two-forty driving device of power switch of the present invention.
Fig. 8 is the schematic flow sheet of low electromagnetic interference two-forty power switch driving method of the present invention.
Element numbers explanation
300 low electromagnetic interference two-forty driving device of power switch
310 controlled driving charhing units
311 charging controllable current sources
312 first charging gating switches
313 charging fixed current sources
314 second charging gating switches
320 controlled driving discharge cells
321 electric discharge controllable current sources
322 first electric discharge gating switches
323 electric discharge fixed current sources
324 second electric discharge gating switches
330 clamper unit
340 power switchs
341 first driving signal input
342 second driving signal input
343 outputs
1 input signal
2 output signals
3 first drive signal
4 two driving signals
Embodiment
Below, by specific instantiation explanation embodiments of the present invention, those skilled in the art can understand other advantages of the present invention and effect easily by the disclosed content of this specification.The present invention can also be implemented or be applied by other different embodiment, and the every details in this specification also can be based on different viewpoints and application, carries out various modifications or change not deviating under spirit of the present invention.
Refer to accompanying drawing.It should be noted that, the diagram providing in the present embodiment only illustrates basic conception of the present invention in a schematic way, satisfy and only show with assembly relevant in the present invention in graphic but not component count, shape and size drafting while implementing according to reality, during its actual enforcement, kenel, quantity and the ratio of each assembly can be a kind of random change, and its assembly layout kenel also may be more complicated.
Below in conjunction with embodiment and accompanying drawing, the present invention is described in detail.
Embodiment
The present embodiment provides a kind of low electromagnetic interference two-forty driving device of power switch, and as shown in Figure 3, described low electromagnetic interference two-forty driving device of power switch 300 comprises: controlled driving charhing unit 310, controlled driving discharge cell 320, clamper unit 330.Described controlled driving charhing unit 310 is connected with the first driving signal input 341 of a power switch 340 and the output 343 of described power switch 340, described controlled driving discharge cell 320 is connected with the second driving signal input 342 of described power switch 340 and the output 343 of described power switch 340, and described clamper unit 330 is connected respectively with described the second driving signal input 342 with the first driving signal input 341 of described power switch 340.Described power switch 340 can consist of jointly P type fet power pipe MP1 and N-type fet power pipe MN1.
Described controlled driving charhing unit 310 for described power switch 340 provides charging current, and regulates the size of described charging current under the control of an input signal under the control of the output signal of described power switch 340.
Further, as shown in Figure 4, described controlled driving charhing unit 310 comprises: charging controllable current source 311, the first charging gating switches 312, charging fixed current source 313, the second charging gating switches 314.Described charging controllable current source 311 is connected with the output 343 of described power switch; Described charging controllable current source 311 is exported variable charging current under the control of the output signal of described power switch.Described the first charging gating switch 312 is connected respectively with the first driving signal input 341 of described charging controllable current source 311 and described power switch; The conducting or the described variable charging current provide to described power switch 340 is provided under the control of described input signal of described the first charging gating switch 312.The fixing charging current of described charging fixed current source 313 output.Described the second charging gating switch 314 is connected respectively with the first driving signal input 341 of described charging fixed current source 313 and described power switch, the described fixing charging current that conducting or cut-out provide to described power switch under the control of described input signal.First charging gating switch 312 and second charging gating switch 314 can adopt program control switch module or by field effect transistor or/and the switching circuit that transistor forms.
Described controlled driving discharge cell 320 for described power switch 340 provides discharging current, and regulates the size of described discharging current under the control of described input signal under the control of the output signal of described power switch 340.
Further, as shown in Figure 4, described controlled driving discharge cell 320 comprises: electric discharge controllable current source 321, the first electric discharge gating switches 322, electric discharge fixed current source 323, the second electric discharge gating switches 324.Described electric discharge controllable current source 321 is connected with the output 343 of described power switch 340; Described electric discharge controllable current source 321 is exported variable discharging current under the control of the output signal of described power switch.Described the first electric discharge gating switch 322 is connected respectively with the second driving signal input 342 of described electric discharge controllable current source 321 and described power switch 340; The conducting or the described variable discharging current provide to described power switch 340 is provided under the control of described input signal of described the first electric discharge gating switch 322.The fixing discharging current of described electric discharge fixed current source 323 output.Described the second electric discharge gating switch 324 is connected respectively with the second driving signal input 342 of described electric discharge fixed current source 323 and described power switch; The conducting or the described fixing discharging current provide to described power switch 340 is provided under the control of described input signal of described the second electric discharge gating switch 324.First electric discharge gating switch 322 and second electric discharge gating switch 324 can adopt program control switch module or by field effect transistor or/and the switching circuit that transistor forms.
Described the first driving signal input 341 in 330 pairs of described clamper unit and described the second driving signal input 342 are carried out dynamic clamper.
Further, described clamper unit comprises AB class biasing circuit or diode clamping circuit.The present invention adopts AB class biasing circuit to carry out dynamic clamper to the driving signal in changing (i.e. the general designation of the signal of the first driving signal input 341 and described the second driving signal input 342 inputs), thereby the through current of power switch is controlled within the specific limits, eliminated state that in the process of switching at power switch, MP1 and MN1 turn-off simultaneously simultaneously, realized zero Dead Time.On this basis, the present invention has also realized the driving charge/discharge current of power switch has been controlled as follows: when the output signal of power switch not yet changes, use larger driving charge/discharge current, the driving signal of power switch is changed fast; In the process changing in output signal, use less driving charge/discharge current, reduce the rate of change of output signal; After output signal finishes to change, reuse larger driving charge/discharge current, thereby make to drive signal to change fast, until drive signal ended to change.The present invention is coupled to output signal at the suitable grid end of the current source that produces controllable current, to realize according to the variation of output signal, controls controllable current, thereby reduces the rate of change of output signal.The present invention can and be enlarged into control signal with the variation of the electric circuit inspection output signals such as high pass filter or differentiator, and by this control signal, controllable current is controlled, to realize in the process changing in output signal, close controllable current, thereby reduce the rate of change of output signal.
The present invention can adopt the form that drives charge/discharge current to be respectively made as a part of controllable current is realized, and total like this driving charge/discharge current is controllable current.When the output signal of power switch not yet changes, controllable current is adjusted to maximum preset value, and making to drive charge/discharge current is higher value, thereby makes the driving signal of power switch realize variation fast; In the process changing in output signal, regulate controllable current to minimum preset value, make to drive charge/discharge current to become smaller value, thereby reduced the rate of change of output signal; After output signal finishes to change, readjust controllable current to maximum preset value, so that drive charge/discharge current again to become higher value, thereby make to drive signal again to realize quick variation, until drive signal ended to change.
The present invention can also adopt the form that drives charge/discharge current to be respectively divided into fixed current and two parts of controllable current is realized, and total like this driving charge/discharge current is fixed current and controllable current sum.When the output signal of power switch not yet changes, controllable current conducting, making total driving charge/discharge current is higher value, thereby makes the driving signal of power switch realize variation fast; In the process changing in output signal, controllable current is closed, and makes total driving charge/discharge current become smaller value, thereby has reduced the rate of change of output signal; After output signal finishes to change, again make controllable current conducting, so that total driving charge/discharge current becomes higher value again, thereby makes to drive signal again to realize quick variation, until drive signal ended to change.The present invention can also drive by adjustment the ratio of fixed current and the controllable current of charge/discharge current, realizes and in the rate of change of adjusting arbitrarily output signal, guarantees that the rising and falling time of driving signal can be not long.
The present invention can reduce the electromagnetic interference of power switch to greatest extent, and be applicable to high speed signal, and according to different application occasion need to be by any Modulating Power switch of program output signal edge rate of change and can not affect signal and overturn required total time, more can not have a negative impact to periphery support circuit, there is significant practical value.
Fig. 5 has provided a kind of embodiment of low electromagnetic interference two-forty driving device of power switch of the present invention, wherein, and a power switch of the common composition of P type fet power pipe MP1 and N-type fet power pipe MN1.Drive charging fixed current source 504 to be connected to the grid end of MP1 by drivings first gating switch 505 that charge, drive charging controllable current source 501 to be connected to the grid end of MP1 by drivings the second gating switch 502 and driving the 3rd gating switch 503 that charges that charges.Drive electric discharge fixed current source 509 to be connected to the grid end of MN1 by drivings first gating switch 510 that discharge, drive electric discharge controllable current source 506 to be connected to the grid end of MN1 by drivings the second gating switch 507 and driving the 3rd gating switch 508 that discharges that discharges.Input signal 1 is controlled and is driven charging the first gating switch 505, drives charging the second gating switch 502, drives electric discharge the first gating switch 510, drives electric discharge the second gating switch 507.Electric discharge the 3rd gating switch 508 is controlled and drive charging the 3rd gating switch 503, driven to the output signal 2 of power switch.An AB class biasing circuit 511 is connected across between the grid end of MP1 and MN1.The grid end of MP1 and MN1 is called the first driving signal 3 and two driving signal 4(is below referred to as driving signal).Drive charging fixed current source 504, drive charging controllable current source 501, drive electric discharge fixed current source 509, drive the current value of electric discharge controllable current source 506 to be respectively I p1, I p2, I n1, I n2.It is pointed out that the gating switch shown in Fig. 5 is only used to be convenient to the relation between each control signal and each driving charge/discharge current source is described, and might not be necessary or actual way of realization.
In drive unit shown in Fig. 5, the waveform of input signal 1, output signal 2, the first driving signal 3 and two driving signal 4 as shown in Figure 6.In Fig. 6, waveform 601 is the waveform of input signal 1, and waveform 602 and 603 is respectively the waveform of the first driving signal 3 and two driving signal 4, and waveform 604 is the waveform of output signal 2.Drive decline and the rise time of signal to be respectively T dF2and T dR2, the rising and falling time of output signal is respectively T r2and T f2.
In Fig. 6, when input signal 1 is during by " low " change " height ", drive charging fixed current source 504, drive charging controllable current source 501 all to close, drive electric discharge fixed current source 509, drive the equal conducting of electric discharge controllable current source 506, form larger driving electric discharge total current I n1+ I n2, make the first driving signal 3 and the equal fast-descending of two driving signal 4.When the first driving signal 3 drops to certain value, AB class biasing circuit 511, by its clamper, has limited the through current between MP1 and MN1.Two driving signal 4 continues fast-descending.When two driving signal 4 drops to certain value, AB class biasing circuit 511 is by its clamper, and near this, output signal 2 can start to rise.In the process rising in ensuing output signal 2, output signal 2 is closed and is driven electric discharge controllable current source 506, makes to drive electric discharge total current to be reduced to I n1.I n1determine the climbing speed of output signal 2, I n1less, the climbing speed of output signal 2 is lower, and the rising edge of output waveform is more slow.After output signal 2 finishes to rise, output signal 2 makes to drive the conducting again of electric discharge controllable current source 506, again forms larger driving electric discharge total current I n1+ I n2, make the first driving signal 3 and two driving signal 4 in succession exit clamping state fast-descending until be zero.
In Fig. 6, when input signal 1 is during by " height " change " low ", drive charging fixed current source 504, drive the equal conducting of charging controllable current source 501, drive electric discharge fixed current source 509, drive electric discharge controllable current source 506 all to close, form larger driving charging total current I p1+ I p2, make the first driving signal 3 and the equal fast rise of two driving signal 4.When two driving signal 4 rises to certain value, AB class biasing circuit 511, by its clamper, has limited the through current between MP1 and MN1.First drives signal 3 to continue fast rise.When the first driving signal 3 rises to certain value, AB class biasing circuit 511 is by its clamper, and near this, output signal 2 can start to decline.In the process declining in ensuing output signal 2, output signal 2 is closed and is driven charging controllable current source 501, makes to drive charging total current to be reduced to I p1.I p1determine the fall off rate of output signal 2, I p1less, the fall off rate of output signal 2 is lower, and the trailing edge of output waveform is more slow.After output signal 2 finishes to decline, output signal 2 makes to drive the conducting again of charging controllable current source 501, again forms larger driving charging total current I p1+ I p2, make two driving signal 4 and first drive signal 3 in succession to exit clamping state fast rise until be supply voltage.
As can be seen from Figure 6, the rise time T of output signal 2 r2with T fall time f2account for T fall time that drives signal dF2with rise time T dR2major part, drive decline and the rise time T of signal dF2and T dR2only be slightly larger than the rise time T of output signal 2 r2with T fall time f2.Thereby the present invention can realize and guarantee to drive the rising and falling time of signal can be not long, thereby can reduce to greatest extent the electromagnetic interference of high-speed power switch when selecting larger output signal rate of change.
Fig. 7 has provided a kind of preferred concrete implementing circuit of low electromagnetic interference two-forty driving device of power switch of the present invention, wherein, and a power switch of the common composition of P type fet power pipe MP1 and N-type fet power pipe MN1.The signal of the grid end input of MP1 and MN1 is called the first driving signal 3 and two driving signal 4(is below referred to as driving signal).An AB class biasing circuit 740 is connected across between the grid end of MP1 and MN1.AB class biasing circuit 740 is comprised of MP2~MP4, MN2~MN4, bias current sources 741.Input meets respectively input signal 1 and reference voltage V to the grid end of pipe MN5, MN6 rEF, V rEFcan be set to half of supply voltage.Reference current source 701, input have jointly formed one to pipe MN5/MN6, MP7~MP11, MN12~MN13 and input signal 1 can have been converted to the device (being controlled driving charhing unit of the present invention) that drives charging current.Reference current source 701, input have jointly formed one to pipe MN5/MN6, MP5~MP6, MN7~MN11, MP12~MP13 and input signal 1 can have been converted to the device (being controlled driving discharge cell of the present invention) that drives discharging current.The drain terminal electric current of MP11 is equivalent to the driving charging fixed current source 504 in Fig. 5, the drain terminal electric current of MP10 is equivalent to the driving charging controllable current source 501 in Fig. 5, the drain terminal electric current of MN11 is equivalent to the driving electric discharge fixed current source 509 in Fig. 5, and the drain terminal electric current of MN10 is equivalent to the driving electric discharge controllable current source 506 in Fig. 5.Output signal 2 feeds back to respectively the grid end of MN13 and MP13 by capacitor C 1 and C2, resistance R 1 is connected across between the grid end of MN13 and MN12, and resistance R 2 is connected across between the grid end of MP13 and MP12.
In Fig. 7, when input signal 1 is during by " low " change " height ", MP11, MP10 cut-off, MN11, MN10 enter saturation region, the larger driving discharging current of the common formation of grid end electric current of MN11 and MN10, now MN2 is in cut-off region, and MP2 is in linear zone, and first drives signal 3 and two driving signal 4 fast-descending simultaneously.When the first driving signal 3 drops to certain value, the clamp circuit clamper being formed by MP2, MP3, MP4, MP2 enters cut-off region, and the through current between MP1 and MN1 is limited.After this two driving signal 4 continues fast-descending.When two driving signal 4 drops to certain value, MN2 enters saturation region, the clamp circuit clamper that two driving signal 4 is formed by MN2, MN3, MN4.Near this, output signal 2 can start to rise, and make the grid terminal voltage of MP13 increase by feedback capacity C2, and cause MP13 cut-off, finally cause MN10 cut-off, make to drive discharging current to be reduced to the grid end electric current of MN11, now the grid end electric current of MN11 determines the climbing speed of output signal 2; The grid end electric current that is MN11 is less, and the climbing speed of output signal 2 is lower, and the rising edge of output waveform is more slow.After output signal 2 finishes to rise, the grid terminal voltage of MP13 reverts to initial value, MP13 reenters saturation region, MN10 also reenters saturation region, thereby again form larger driving discharging current (the grid end electric current sum of MN11 and MN10), make the first driving signal 3 fast-descendings, finally make MN2 enter linear zone, after this first drive signal 3 and 4 while of two driving signal fast-descending until be zero.
In Fig. 7, when input signal 1 is during by " height " change " low ", MN11, MN10 cut-off, MP11, MP10 enter saturation region, the larger driving charging current of the common formation of grid end electric current of MP11 and MP10, now MP2 is in cut-off region, and MN2 is in linear zone, and first drives signal 3 and two driving signal 4 fast rise simultaneously.When two driving signal 4 rises to certain value, the clamp circuit clamper being formed by MN2, MN3, MN4, MN2 enters cut-off region, and the through current between MP1 and MN1 is limited.After this first drive signal 3 to continue fast rise.When the first driving signal 3 rises to certain value, MP2 enters saturation region, the first clamp circuit clamper that drives signal 3 to be formed by MP2, MP3, MP4.Near this, output signal 2 can start to decline, and by feedback capacity C2, the grid terminal voltage of MN13 is declined, and cause MN13 cut-off, finally cause MP10 cut-off, make to drive charging current to be reduced to the grid end electric current of MP11, now the grid end electric current of MP11 determines the fall off rate of output signal 2.The grid end electric current that is MP11 is less, and the fall off rate of output signal 2 is lower, and the trailing edge of output waveform is more slow.After output signal 2 finishes to decline, the grid terminal voltage of MN13 reverts to initial value, MN13 reenters saturation region, MP10 also reenters saturation region, thereby again form larger driving charging current (the grid end electric current sum of MP11 and MP10), make two driving signal 4 fast rise, finally make MP2 enter linear zone, after this first drive signal 3 and 4 while of two driving signal fast rise until be supply voltage.
From the course of work of the drive unit described in Fig. 7, can find out, the edge rate of change of output signal 2 depends on the grid end electric current of MN11 and MP11 completely, therefore can by program, adjust easily.As long as the grid end electric current of MN11 and MP11 is arranged enough greatly, just can make to drive the rising and falling time that the decline of signal and rise time be only slightly larger than output signal.Thereby can reduce to greatest extent the edge rate of change of power switch output signal, thus when reducing electromagnetic interference to greatest extent, still can support high speed signal, also can not increase the design difficulty of periphery support circuit.
The present embodiment also provides a kind of low electromagnetic interference two-forty power switch driving method, the method can be realized by low electromagnetic interference two-forty driving device of power switch of the present invention, but the implement device of this driving method includes but not limited to driving device structure of the present invention.As shown in Figure 8, described low electromagnetic interference two-forty power switch driving method comprises the following steps:
Under the control of an input signal for the first driving signal input of a power switch and the second driving signal input of described power switch provide discharging current, make the output signal of described power switch increase, and by the size of discharging current described in the variation regulating and controlling of described output signal, thereby rise time and the speed of control output signal.
Further, under the control of the output signal of described power switch, regulate the big or small specific implementation step of described discharging current to comprise:
When there is the described power switch output of upset driving high level signal in described input signal, for described power switch provides the discharging current of preset maximum value, make the driving signal fast-descending of the first driving signal input of described power switch and the second driving signal input of described power switch;
When the first driving signal input of described power switch and the second driving signal input of described power switch all decline while entering into clamping state, the output signal of described power switch changes, and now described discharging current is adjusted to predetermined minimum;
When the output signal of described power switch changes end, described discharging current is adjusted to preset maximum value, the first driving signal input of described power switch and the second driving signal input of described power switch exit clamping state in succession, and described driving signal fast-descending is most zero.
Under the control of described input signal for the first driving signal input of described power switch and the second driving signal input of described power switch provide charging current, the output signal of described power switch is declined, and by the size of charging current described in the variation regulating and controlling of described output signal, thereby fall time and the speed of control output signal.
Further, when there is the described power switch output low level signal of upset driving in described input signal, for described power switch provides the charging current of preset maximum value, make the driving signal fast rise of the first driving signal input of described power switch and the second driving signal input of described power switch; When the first driving signal input of described power switch and the second driving signal input of described power switch all rise while entering into clamping state, the output signal of described power switch changes, and now described charging current is adjusted to predetermined minimum; When the output signal of described power switch changes end, described charging current is adjusted to preset maximum value, the first driving signal input of described power switch and the second driving signal input of described power switch exit clamping state in succession, and described driving signal rapidly increases to supply voltage.
In sum, the present invention has effectively overcome various shortcoming of the prior art and tool high industrial utilization.
Above-described embodiment is illustrative principle of the present invention and effect thereof only, but not for limiting the present invention.Any person skilled in the art scholar all can, under spirit of the present invention and category, modify or change above-described embodiment.Therefore, such as in affiliated technical field, have and conventionally know that the knowledgeable, not departing from all equivalence modifications that complete under disclosed spirit and technological thought or changing, must be contained by claim of the present invention.

Claims (10)

1. a low electromagnetic interference two-forty driving device of power switch, is characterized in that, described low electromagnetic interference two-forty driving device of power switch comprises:
Controlled driving charhing unit, be connected with the first driving signal input of a power switch and the output of described power switch, under the control of an input signal, for described power switch provides charging current, and under the control of the output signal of described power switch, regulate the size of described charging current;
Controlled driving discharge cell, be connected with the second driving signal input of described power switch and the output of described power switch, under the control of described input signal, for described power switch provides discharging current, and under the control of the output signal of described power switch, regulate the size of described discharging current;
Clamper unit, is connected respectively with described the second driving signal input with the first driving signal input of described power switch, and described the first driving signal input and described the second driving signal input are carried out to dynamic clamper.
2. low electromagnetic interference two-forty driving device of power switch according to claim 1, is characterized in that, described controlled driving charhing unit comprises:
Charging controllable current source, is connected with the output of described power switch, under the control of the output signal of described power switch, exports variable charging current;
The first charging gating switch, is connected respectively with the first driving signal input of described charging controllable current source and described power switch, the described variable charging current that conducting or cut-out provide to described power switch under the control of described input signal.
3. low electromagnetic interference two-forty driving device of power switch according to claim 2, is characterized in that, described controlled driving charhing unit also comprises:
Charging fixed current source, exports fixing charging current;
The second charging gating switch, is connected respectively with the first driving signal input of described charging fixed current source and described power switch, the described fixing charging current that conducting or cut-out provide to described power switch under the control of described input signal.
4. low electromagnetic interference two-forty driving device of power switch according to claim 1, is characterized in that, described controlled driving discharge cell comprises:
Electric discharge controllable current source, is connected with the output of described power switch, under the control of the output signal of described power switch, exports variable discharging current;
The first electric discharge gating switch, is connected respectively with the second driving signal input of described electric discharge controllable current source and described power switch, the described variable discharging current that conducting or cut-out provide to described power switch under the control of described input signal.
5. low electromagnetic interference two-forty driving device of power switch according to claim 4, is characterized in that, described controlled driving discharge cell also comprises:
Electric discharge fixed current source, exports fixing discharging current;
The second electric discharge gating switch, is connected respectively with the second driving signal input of described electric discharge fixed current source and described power switch, the described fixing discharging current that conducting or cut-out provide to described power switch under the control of described input signal.
6. low electromagnetic interference two-forty driving device of power switch according to claim 1, is characterized in that, described clamper unit comprises AB class biasing circuit or diode clamping circuit.
7. according to the low electromagnetic interference two-forty driving device of power switch described in claim 2-5 any one, it is characterized in that: described first charging gating switch, second charging gating switch, first electric discharge gating switch or second electric discharge gating switch be program control switch module or by field effect transistor or/and the switching circuit that transistor forms.
8. a low electromagnetic interference two-forty power switch driving method, is characterized in that, comprises the following steps:
Under the control of an input signal for the first driving signal input of a power switch and the second driving signal input of described power switch provide discharging current, make the output signal of described power switch increase, and by the size of discharging current described in the variation regulating and controlling of described output signal, thereby rise time and the speed of control output signal;
Under the control of described input signal for the first driving signal input of described power switch and the second driving signal input of described power switch provide charging current, the output signal of described power switch is declined, and by the size of charging current described in the variation regulating and controlling of described output signal, thereby fall time and the speed of control output signal.
9. low electromagnetic interference two-forty power switch driving method according to claim 8, is characterized in that, under the control of the output signal of described power switch, regulates the big or small specific implementation step of described discharging current to comprise:
When there is the described power switch output of upset driving high level signal in described input signal, for described power switch provides the discharging current of preset maximum value, make the driving signal fast-descending of the first driving signal input of described power switch and the second driving signal input of described power switch;
When the first driving signal input of described power switch and the second driving signal input of described power switch all decline while entering into clamping state, the output signal of described power switch changes, and now described discharging current is adjusted to predetermined minimum;
When the output signal of described power switch changes end, described discharging current is adjusted to preset maximum value, the first driving signal input of described power switch and the second driving signal input of described power switch exit clamping state in succession, and described driving signal fast-descending is most zero.
10. low electromagnetic interference two-forty power switch driving method according to claim 8, is characterized in that, under the control of the output signal of described power switch, regulates the big or small specific implementation step of described charging current to comprise:
When there is the described power switch output low level signal of upset driving in described input signal, for described power switch provides the charging current of preset maximum value, make the driving signal fast rise of the first driving signal input of described power switch and the second driving signal input of described power switch;
When the first driving signal input of described power switch and the second driving signal input of described power switch all rise while entering into clamping state, the output signal of described power switch changes, and now described charging current is adjusted to predetermined minimum;
When the output signal of described power switch changes end, described charging current is adjusted to preset maximum value, the first driving signal input of described power switch and the second driving signal input of described power switch exit clamping state in succession, and described driving signal rapidly increases to supply voltage.
CN201310120034.XA 2013-04-08 2013-04-08 Low-electromagnetic-interference high-speed power switch driving device and method Pending CN104104380A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201310120034.XA CN104104380A (en) 2013-04-08 2013-04-08 Low-electromagnetic-interference high-speed power switch driving device and method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201310120034.XA CN104104380A (en) 2013-04-08 2013-04-08 Low-electromagnetic-interference high-speed power switch driving device and method

Publications (1)

Publication Number Publication Date
CN104104380A true CN104104380A (en) 2014-10-15

Family

ID=51672229

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201310120034.XA Pending CN104104380A (en) 2013-04-08 2013-04-08 Low-electromagnetic-interference high-speed power switch driving device and method

Country Status (1)

Country Link
CN (1) CN104104380A (en)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN106301344A (en) * 2015-05-26 2017-01-04 晶豪科技股份有限公司 There is the semiconductor element of protection circuit
CN106802873A (en) * 2016-12-23 2017-06-06 长沙景美集成电路设计有限公司 A kind of transmitter of use low latency technology
CN108123709A (en) * 2016-11-30 2018-06-05 上海复旦微电子集团股份有限公司 Output circuit
WO2021189282A1 (en) * 2020-03-25 2021-09-30 深圳市汇顶科技股份有限公司 Drive circuit and related chip
CN114640329A (en) * 2022-05-18 2022-06-17 深圳市时代速信科技有限公司 Drive circuit, drive chip and electronic equipment

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7190225B2 (en) * 2004-09-23 2007-03-13 Maxim Integrated Products, Inc. Efficient low EMI switching output stages and methods
CN102122923A (en) * 2011-01-30 2011-07-13 上海艾为电子技术有限公司 Class d amplifier

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7190225B2 (en) * 2004-09-23 2007-03-13 Maxim Integrated Products, Inc. Efficient low EMI switching output stages and methods
CN102122923A (en) * 2011-01-30 2011-07-13 上海艾为电子技术有限公司 Class d amplifier

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN106301344A (en) * 2015-05-26 2017-01-04 晶豪科技股份有限公司 There is the semiconductor element of protection circuit
CN106301344B (en) * 2015-05-26 2019-10-15 晶豪科技股份有限公司 Semiconductor element with protection circuit
CN108123709A (en) * 2016-11-30 2018-06-05 上海复旦微电子集团股份有限公司 Output circuit
CN108123709B (en) * 2016-11-30 2021-08-06 上海复旦微电子集团股份有限公司 Output circuit
CN106802873A (en) * 2016-12-23 2017-06-06 长沙景美集成电路设计有限公司 A kind of transmitter of use low latency technology
WO2021189282A1 (en) * 2020-03-25 2021-09-30 深圳市汇顶科技股份有限公司 Drive circuit and related chip
CN114640329A (en) * 2022-05-18 2022-06-17 深圳市时代速信科技有限公司 Drive circuit, drive chip and electronic equipment

Similar Documents

Publication Publication Date Title
CN101860203B (en) Optimal pressure equalizing control method of modular multilevel converter type direct current transmission system
CN104104380A (en) Low-electromagnetic-interference high-speed power switch driving device and method
US20180083571A1 (en) Power supply system and power supply method
CN103066809B (en) Improved residual current device (RCD) buffer circuit applied to direct tandem type insulated gate bipolar translator (IGBT)
CN104104233B (en) Small high voltage power supply module capable of rapidly discharging electricity and continuously regulating voltage
CN105932989A (en) Adjustable pulse signal generating device
CN100380809C (en) High frequency control of a semiconductor switch
CN107565933A (en) A kind of high-voltage pulse power source parameterizes device and method
CN100593898C (en) Primary oil electric dehydration energy-saving high power pulse power supply and its generation method
CN102882369A (en) Novel charge pump circuit in chip for motor drivers
CN106954123A (en) Power tube driving system and method
JP2020167363A (en) Design for increasing switching speed of power electronic switching device, and application
US20180292920A1 (en) Active stylus, boost circuit, and control method therefor
CN105429440A (en) High-power IGBT driving circuit capable of automatically tracking and controlling switching process
CN115459755A (en) Grid driving circuit with variable voltage and resistance
CN207352945U (en) A kind of LED backlight circuit, display panel and display device for reducing electromagnetic interference
CN104393752B (en) capacitive charge pump device
CN203590028U (en) Charge pump device and power management circuit using same
CN207399158U (en) A kind of highpowerpulse current source circuit
CN207426992U (en) A kind of Sofe Switch isolated inverter of quick response
CN202424570U (en) Inductance-capacitance (LC) resonant driving circuit for ultrasonic motor
CN103990871B (en) A kind of nanosecond width pulse power supply for spark machined
CN209911804U (en) Aging feedback load control circuit of pulse current working state
CN113839579A (en) Pulse driving power supply for LD laser
CN110784197A (en) Load matching circuit of double-pulse solid-state modulator and control method thereof

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
RJ01 Rejection of invention patent application after publication

Application publication date: 20141015

RJ01 Rejection of invention patent application after publication