CN104102553A - Operating system debugging device and operating system debugging method - Google Patents

Operating system debugging device and operating system debugging method Download PDF

Info

Publication number
CN104102553A
CN104102553A CN201310130034.8A CN201310130034A CN104102553A CN 104102553 A CN104102553 A CN 104102553A CN 201310130034 A CN201310130034 A CN 201310130034A CN 104102553 A CN104102553 A CN 104102553A
Authority
CN
China
Prior art keywords
operating system
processor
information
debugging
mentioned
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201310130034.8A
Other languages
Chinese (zh)
Inventor
黄文正
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Wistron Corp
Original Assignee
Wistron Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Wistron Corp filed Critical Wistron Corp
Publication of CN104102553A publication Critical patent/CN104102553A/en
Pending legal-status Critical Current

Links

Landscapes

  • Debugging And Monitoring (AREA)

Abstract

An operating system debugging apparatus and an operating system debugging method are provided. The debugging device of the operating system comprises: a shared memory channel; a first processor configured to execute an operating system and establish a kernel thread to send kernel information to the common memory channel; and a second processor receiving the core information from the common memory channel and having an information buffer, wherein the second processor performs debugging of the operating system when the received core information includes a debug information. The invention can make the processor receive the core information from the shared memory channel and immediately carry out debugging processing when a core error occurs.

Description

Operating system apparatus for debugging and operating system debug method
Technical field
The present invention relates generally to operating system debug technology, particularly utilizes shared storage channel (share memory channel) to transmit operating system apparatus for debugging and the operating system debug method of debugging information to processor.
Background technology
Core mistake (Kernel panic) refers to that operating system is monitoring inner fatal error, and cannot safe handling this action of taking when wrong.At present when exploitation (SuSE) Linux OS, processor often cannot be learnt immediately the problem of the debugging information that sends when core mistake occurs and carry out immediately the work of debug.
Therefore, need to provide a kind of operating system apparatus for debugging and operating system debug method to solve the problems referred to above.
Summary of the invention
Because the problem of above-mentioned prior art the invention provides a kind of operating system debug technology, can transmit the operating system debug technology of debugging information to processor via shared storage channel.
According to one embodiment of the invention, a kind of operating system apparatus for debugging is provided, this operating system apparatus for debugging comprises: one shares memory channel; One first processor, this first processor is in order to carry out an operating system, and sets up a core Thread to transmit a core information to above-mentioned shared storage channel; And one second processor, receive above-mentioned core information by above-mentioned shared storage channel, and have an information buffer, wherein work as received above-mentioned core information while comprising a debugging information, above-mentioned the second processor carries out the debug of aforesaid operations system.
According to one embodiment of the invention, a kind of operating system debug method is provided, this operating system debug method comprises: carry out an operating system by a first processor, and set up a core Thread and share memory channel to transmit a core information to; By one second processor, receive above-mentioned core information by above-mentioned shared storage channel, and have an information buffer; And work as received above-mentioned core information while comprising a debugging information, above-mentioned the second processor carries out the debug of aforesaid operations system.
The present invention can make processor receive core information by sharing memory channel, and in the time there is core mistake, carries out immediately the processing of debug.
Brief description of the drawings
Fig. 1 shows according to the Organization Chart of the operating system apparatus for debugging 100 described in one embodiment of the invention.
Fig. 2 shows according to flow process Figure 200 of the operating system debug method described in one embodiment of the invention.
Primary clustering symbol description:
100 operating system apparatus for debugging
110 first processors
111 core Threads
112 first link layers
120 shared storage channels
130 second processors
131 information buffers
132 serial consoles
133 second link layers
S1 core information
200 process flow diagrams
Embodiment
Fig. 1 shows according to the Organization Chart of the operating system apparatus for debugging 100 described in one embodiment of the invention, and wherein operating system apparatus for debugging 100 is applicable to have the system of dual core processors.As shown in the figure, according to the operating system apparatus for debugging 100 described in one embodiment of the invention, comprising: a first processor 110, a shared memory channel 120, one second processor 130.
According to one embodiment of the invention, first processor 110 is in order to carry out an operating system, for example: (SuSE) Linux OS (following explanation all will taking (SuSE) Linux OS as example), when first processor 110 is in the time carrying out (SuSE) Linux OS, first processor 110 can be set up a core Thread (thread kernel) 111 to transmit continuously core information S1 to shared storage channel 120 in Linux core (kernel), and upgrades at any time core information S1 stored in shared storage channel 120.The second processor 130 can receive the core information S1 from first processor 110 via shared storage channel 120, and core information S1 is temporarily stored in an information buffer (buffer) 131, when wherein working as received core information S1 and comprising debugging information, when namely (SuSE) Linux OS generation core mistake, the second processor 130 carries out the debug of (SuSE) Linux OS.According to one embodiment of the invention, first processor 110 fingers one are applied central processing unit (Application CPU), the second processor 130 finger one data central processing units (Modem CPU), and first processor 110 and the second processor 130 can together be encapsulated in an integrated circuit (integrated circuit, IC).According to one embodiment of the invention, shared storage channel 120 is included in a physical storage, the use by suitable block of the special planning of a physical storage as first processor 110 and the second processor 130 communicate informations.
According to one embodiment of the invention, the second processor 130 comprises a serial console (serial console) 132, in order to process the debug work of (SuSE) Linux OS, when the second processor 130 receives core information S1 from shared storage channel 120, if when the core information S1 receiving comprises debugging information, when namely (SuSE) Linux OS generation core mistake, the second processor 130 will send debugging information to serial console 132, to inform serial console 132, (SuSE) Linux OS generation core mistake need be carried out the work of debug.
According to one embodiment of the invention, in first processor 110 and the second processor 130, comprise respectively one first link layer (link layer) 112 and one second link layer 133, the first link layers 112 and the second link layer 133 respectively in order to process the transmission of data in first processor 110 and the second processor 130.
Fig. 2 shows according to flow process Figure 200 of the operating system debug method described in one embodiment of the invention.First, at step S210, carry out an operating system by a first processor, and set up a core Thread and share memory channel to transmit a core information to.At step S220, by one second processor, receive above-mentioned core information by above-mentioned shared storage channel, and have an information buffer.At step S230, in the time that received above-mentioned core information comprises a debugging information, above-mentioned the second processor carries out the debug of aforesaid operations system.
While developing (SuSE) Linux OS at present, processor often cannot be learnt immediately the problem of the debugging information that sends when core mistake occurs and carry out immediately the work of debug, the operating system debug method proposing by this case, processor can receive core information by shared storage channel, and in the time there is core mistake, carry out immediately the processing of debug.
Method of the present invention, or specific modality or its part, can exist with the form of program code.Program code can be contained in tangible media, as floppy disk, disc, hard disk or any other machine readable are got (as embodied on computer readable) storage medium, also or be not limited to the computer program of external form, wherein, when program code is by machine, when being written into and carrying out as computing machine, this machine becomes to participate in device of the present invention.Program code also can pass through some transmission mediums, and as electric wire or cable, optical fiber or any transmission form transmit, wherein, when program code is by machine, when receiving, be written into and carry out as computing machine, this machine becomes to participate in device of the present invention.When in the practical operation of general service processing unit, program code provides a class of operation to be similar to the unique apparatus of application particular logic circuit in conjunction with processing unit.
Specific feature, structure or character that " embodiment " who mentions in this instructions or " embodiment " mention, can be included at least one embodiment of this instructions.Therefore, at the different local statements " in one embodiment " that occur, may not, all to refer to same embodiment.In addition, this specific feature, structure or character, also can be combined with one or more embodiment in any suitable manner.
This instructions the disclosed embodiments, for any those of ordinary skill in the art, will be appreciated that above-mentioned advantage very soon.Reading after description, any those of ordinary skill in the art, without departing from the spirit and scope of the present invention, mode that can broad sense is done suitable change and replacement.Therefore, this instructions the disclosed embodiments, are to protect patent claimed range of the present invention, and not in order to limit scope of the present invention, in addition, in different embodiment, the present invention may reuse identical index number and/or word.The object that uses these index number and/or word is in order to simplify and to illustrate the present invention, but not in order to be illustrated in different embodiment and/or disclosed structure must have identical feature.

Claims (6)

1. an operating system apparatus for debugging, this operating system apparatus for debugging comprises:
One shares memory channel;
One first processor, this first processor is in order to carry out an operating system, and sets up a core Thread to transmit a core information to above-mentioned shared storage channel; And
One second processor, receives above-mentioned core information by above-mentioned shared storage channel, and has an information buffer, wherein works as received above-mentioned core information while comprising a debugging information, and above-mentioned the second processor carries out the debug of aforesaid operations system.
2. operating system apparatus for debugging as claimed in claim 1, wherein above-mentioned the second processor comprises a serial console, this serial console is in order to process the debug of aforesaid operations system.
3. operating system apparatus for debugging as claimed in claim 1, wherein shared storage channel is included in a physical storage.
4. an operating system debug method, this operating system debug method comprises:
Carry out an operating system by a first processor, and set up a core Thread and share memory channel to transmit a core information to;
By one second processor, receive above-mentioned core information by above-mentioned shared storage channel, and have an information buffer; And
In the time that received above-mentioned core information comprises a debugging information, above-mentioned the second processor carries out the debug of aforesaid operations system.
5. operating system debug method as claimed in claim 4, wherein above-mentioned the second processor comprises a serial console, this serial console is in order to process the debug of aforesaid operations system.
6. operating system debug method as claimed in claim 4, wherein shared storage channel is included in a physical storage.
CN201310130034.8A 2013-04-09 2013-04-15 Operating system debugging device and operating system debugging method Pending CN104102553A (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
TW102112464A TWI489268B (en) 2013-04-09 2013-04-09 Operation system debugging device and method
TW102112464 2013-04-09

Publications (1)

Publication Number Publication Date
CN104102553A true CN104102553A (en) 2014-10-15

Family

ID=51670724

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201310130034.8A Pending CN104102553A (en) 2013-04-09 2013-04-15 Operating system debugging device and operating system debugging method

Country Status (2)

Country Link
CN (1) CN104102553A (en)
TW (1) TWI489268B (en)

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101000596A (en) * 2007-01-22 2007-07-18 北京中星微电子有限公司 Chip and communication method of implementing communicating between multi-kernel in chip and communication method
US20090182980A1 (en) * 2008-01-14 2009-07-16 Sivaprasad Raghavareddy Systems and methods for asymmetric multiprocessing
CN101493807A (en) * 2008-01-25 2009-07-29 松翰科技股份有限公司 Double-core microcontroller
US20100095089A1 (en) * 2008-10-14 2010-04-15 Samsung Electronics Co., Ltd. Multiprocessor system with multiport memory
CN202534008U (en) * 2012-03-28 2012-11-14 中国电子科技集团公司第五十八研究所 Isomorphic dual-core structure-based SoC applied to image processing

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102467447A (en) * 2010-11-16 2012-05-23 鸿富锦精密工业(深圳)有限公司 Driver debugging system and method
CN102736974A (en) * 2011-04-13 2012-10-17 鸿富锦精密工业(深圳)有限公司 Program debugging system and method
TWI470420B (en) * 2011-04-27 2015-01-21 Wistron Corp Dubugging method and computer system using the smae
CN102662785B (en) * 2012-04-12 2020-09-25 青岛海信移动通信技术股份有限公司 Method and device for acquiring kernel error information of Android system

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101000596A (en) * 2007-01-22 2007-07-18 北京中星微电子有限公司 Chip and communication method of implementing communicating between multi-kernel in chip and communication method
US20090182980A1 (en) * 2008-01-14 2009-07-16 Sivaprasad Raghavareddy Systems and methods for asymmetric multiprocessing
CN101493807A (en) * 2008-01-25 2009-07-29 松翰科技股份有限公司 Double-core microcontroller
US20100095089A1 (en) * 2008-10-14 2010-04-15 Samsung Electronics Co., Ltd. Multiprocessor system with multiport memory
CN202534008U (en) * 2012-03-28 2012-11-14 中国电子科技集团公司第五十八研究所 Isomorphic dual-core structure-based SoC applied to image processing

Also Published As

Publication number Publication date
TW201439747A (en) 2014-10-16
TWI489268B (en) 2015-06-21

Similar Documents

Publication Publication Date Title
EP3234789B1 (en) Apparatus and system for integrating devices in a root complex
US9164853B2 (en) Multi-core re-initialization failure control system
US10430238B1 (en) Programmatically applying labels to nodes in cluster orchestration platforms
CN104021043B (en) The interruption re-access method and system of batch application program
CN108205506B (en) Virtual machine live migration method, virtual machine memory data processing method, server and virtual machine system
CN104364778A (en) Saving/restoring selected registers in transactional processing
CN104412232A (en) Transactional processing
US9806959B2 (en) Baseboard management controller (BMC) to host communication through device independent universal serial bus (USB) interface
CN104380246A (en) Program interruption filtering in transactional execution
CN108205476A (en) A kind of method and device of multithreading daily record output
US20160216902A1 (en) Clearing specified blocks of main storage
CN104102549A (en) Method, device and chip for realizing mutual exclusion operation of multiple threads
CN104657109A (en) Adaptive optimized compare-exchange operation
US9176778B2 (en) Background collective operation management in a parallel computer
US11068337B2 (en) Data processing apparatus that disconnects control circuit from error detection circuit and diagnosis method
US10962593B2 (en) System on chip and operating method thereof
CN113448770A (en) Method, electronic device and computer program product for recovering data
US20070011487A1 (en) Method and infrastructure for recognition of the resources of a defective hardware unit
CN108509154B (en) Method and device for dynamically recombining raid according to bad block distribution
CN110532150A (en) A kind of shelf management method, apparatus, storage medium and processor
CN104102553A (en) Operating system debugging device and operating system debugging method
CN109710187A (en) Read command accelerated method, device, computer equipment and the storage medium of NVMe SSD main control chip
CN104834644A (en) Self-search storage apparatus
US7353343B2 (en) Memory management system for preventing program execution when CPU fetches execution code from unoccupied region of memory
CN104679687A (en) Method and device for recognizing interruption source

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
WD01 Invention patent application deemed withdrawn after publication

Application publication date: 20141015