CN103956928B - Method for controlling voltage of direct current capacitors in double-output and three-switch-set MMC inverter - Google Patents

Method for controlling voltage of direct current capacitors in double-output and three-switch-set MMC inverter Download PDF

Info

Publication number
CN103956928B
CN103956928B CN201410145647.3A CN201410145647A CN103956928B CN 103956928 B CN103956928 B CN 103956928B CN 201410145647 A CN201410145647 A CN 201410145647A CN 103956928 B CN103956928 B CN 103956928B
Authority
CN
China
Prior art keywords
power switch
switch unit
switches set
voltage
output
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201410145647.3A
Other languages
Chinese (zh)
Other versions
CN103956928A (en
Inventor
张波
付坚
丘东元
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
South China University of Technology SCUT
Original Assignee
South China University of Technology SCUT
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by South China University of Technology SCUT filed Critical South China University of Technology SCUT
Priority to CN201410145647.3A priority Critical patent/CN103956928B/en
Publication of CN103956928A publication Critical patent/CN103956928A/en
Application granted granted Critical
Publication of CN103956928B publication Critical patent/CN103956928B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H02GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02MAPPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M7/00Conversion of ac power input into dc power output; Conversion of dc power input into ac power output
    • H02M7/42Conversion of dc power input into ac power output without possibility of reversal
    • H02M7/44Conversion of dc power input into ac power output without possibility of reversal by static converters
    • H02M7/48Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
    • H02M7/483Converters with outputs that each can have more than two voltages levels
    • H02M7/4835Converters with outputs that each can have more than two voltages levels comprising two or more cells, each including a switchable capacitor, the capacitors having a nominal charge voltage which corresponds to a given fraction of the input voltage, and the capacitors being selectively connected in series to determine the instantaneous output voltage
    • HELECTRICITY
    • H02GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02MAPPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M1/00Details of apparatus for conversion
    • H02M1/0095Hybrid converter topologies, e.g. NPC mixed with flying capacitor, thyristor converter mixed with MMC or charge pump mixed with buck
    • HELECTRICITY
    • H02GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02MAPPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M7/00Conversion of ac power input into dc power output; Conversion of dc power input into ac power output
    • H02M7/42Conversion of dc power input into ac power output without possibility of reversal
    • H02M7/44Conversion of dc power input into ac power output without possibility of reversal by static converters
    • H02M7/48Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
    • H02M7/483Converters with outputs that each can have more than two voltages levels
    • H02M7/487Neutral point clamped inverters

Abstract

The invention provides a method for controlling voltage of direct current capacitors in a double-output and three-switch-set MMC inverter. The method comprises the step of controlling the voltage of the direct current capacitors of power switch units of the upper switch set, the middle switch set and the lower switch set, and the step of sampling the voltage of the direct current capacitors of the power switch units of the upper switch set, the middle switch set and the lower switch set and stabilizing the voltage of the direct current capacitors of the power switch units through voltage feedback and PI adjustment. According to the method, the voltage of the direct current capacitors in the double-output, one-phase and three-switch-set MMC inverter is balanced and stabilized, the double-output, one-phase and three-switch-set MMC inverter can have two paths of N+1 electrical level alternating current output, the quality of the output current waveform is very high, the voltage stress borne by each switch tube in the power switch units is only 1/N of the direct current bus voltage, the voltages borne by all the switch tubes are equal in the working process of a converter, and the voltage-sharing problem of the switch tubes is solved very well.

Description

The control method of the switches set MMC inverter DC capacitor voltage of dual output three
Technical field
The present invention relates to many level of block combiner(MMC)The control field of converter DC capacitor voltage, and in particular to one Plant the control method of the switches set MMC inverter DC capacitor voltage of dual output three.
Background technology
The single-phase three switches sets MMC inverter of dual output has the exchange output of two-way N+1 level, and output current wave quality is very Height, the voltage stress that each switching tube bears in power switch unit is only the 1/N of DC bus-bar voltage, while can guarantee that conversion The voltage that all switching tubes bear in the device course of work is equal, and the voltage-sharing of switching tube is solved well.With existing list The switch converters of phase three compare, and the two-way output of the single-phase three switches sets MMC inverter of dual output provided by the present invention is N + 1 level exchange output, the quality for exporting AC wave shape is greatly improved.Additionally, the voltage for bearing of each switching tube should Power is only the 1/N of DC bus-bar voltage, and control method provided by the present invention makes all switching tubes in the converter course of work The voltage for bearing is equal, and the voltage-sharing of switching tube is solved well, and this will be very beneficial for single-phase three switches set of dual output Application of the MMC inverter in high pressure and large-power occasions.Compared with existing MMC converters, lose-lose provided by the present invention Go out single-phase three switches sets MMC inverter and there is two-way exchange output, can be directly used for the phase of the alternating current circuit of two different frequencies Even, engineering cost is greatly reduced.
The voltage of DC capacitor must be balanced in the single-phase three switches sets MMC inverter of dual output, and this is to ensure dual output list The basic premise of the switches set MMC inverter normal work of phase three.However, the control of the DC capacitor of existing MMC converters at present Method processed is not particularly suited for the single-phase three switches sets MMC inverter of dual output.
The content of the invention
It is an object of the invention to overcome above-mentioned the deficiencies in the prior art, a kind of switches set MMC inversion of dual output three is proposed The control method of device DC capacitor voltage, concrete technical scheme is as follows.
A kind of control method of the switches set MMC inverter DC capacitor voltage of dual output three, including to upper switches set, in open The voltage control of the DC capacitor of the power switch unit of switches set under Guan Zuhe;J-th power switch of switches set in sampling The voltage of the DC capacitor of unit and the electric current for flowing through switches set, are adjusted by Voltage Feedback and PI, stably go up switches set The value of the voltage of the DC capacitor of j-th power switch unit, wherein j is 1 ~ N;J-th power of sampling breaker in middle group is opened The voltage for closing the DC capacitor of unit and the electric current for flowing through breaker in middle group, are adjusted by Voltage Feedback and PI, stable breaker in middle group J-th power switch unit DC capacitor voltage;The DC capacitor of j-th power switch unit of the lower switches set of sampling Voltage and flow through the electric current of lower switches set, adjusted by Voltage Feedback and PI, stably descend j-th power switch list of switches set The voltage of the DC capacitor of unit.
In the voltage control of the DC capacitor of j-th power switch unit of the upper switches set, reference voltage is deducted The voltage of the DC capacitor of j-th power switch unit of switches set, is then adjusted by PI, obtains j-th of switches set The error amplification signal of the DC capacitor voltage of power switch unit;The electric current of switches set is flow through by sign function, work as stream When the electric current for crossing switches set is more than 0, sign function is output as 1;When the electric current for flowing through upper switches set is less than 0, sign function It is output as -1;The error amplification signal of the DC capacitor voltage of j-th power switch unit of upper switches set is multiplied by sign function, Then it is divided by valueU dc /2Voltage, obtain the normalization error amplification signal of j-th power switch unit of switches set;The The actual reference voltage for exporting all the way is divided by valueU dc /2Voltage, obtain the first via output normalization reference voltage;First The normalization reference voltage of road output adds 1/3, and deducts the normalization error of j-th power switch unit of switches set and put Big signal, obtains the normalization reference signal of j-th power switch unit of switches set;J-th power of upper switches set is opened The normalization reference signal and j-th carrier wave for closing unit passes through comparator, j-th power switch unit of switches set in generation The control level of second switch pipe, when the normalization reference signal of j-th power switch unit of upper switches set is carried more than j-th During ripple, the level that controls of the second switch pipe of j-th power switch unit of upper switches set is high level;When the of upper switches set When the normalization reference signal of j power switch unit is less than j-th carrier wave, j-th power switch unit of upper switches set The level that controls of second switch pipe is low level.
In the voltage control of the DC capacitor of j-th power switch unit of the breaker in middle group, during reference voltage is deducted The voltage of the DC capacitor of j-th power switch unit of switches set, is then adjusted by PI, obtains j-th of breaker in middle group The error amplification signal of the DC capacitor voltage of power switch unit;The electric current of breaker in middle group is flow through by sign function, work as stream When the electric current for crossing breaker in middle group is more than 0, sign function is output as 1;When the electric current for flowing through breaker in middle group is less than 0, sign function It is output as -1;The error amplification signal of the DC capacitor voltage of j-th power switch unit of breaker in middle group is multiplied by sign function, Then it is divided by valueU dc /2Voltage, obtain the normalization error amplification signal of j-th power switch unit of breaker in middle group;The The actual reference voltage for exporting all the way is divided by valueU dc /2Voltage, obtain the first via output normalization reference voltage;First The normalization reference voltage of road output adds 1/3, and the normalization error plus j-th power switch unit of breaker in middle group is put Big signal, obtains the first normalization reference signal of j-th power switch unit of breaker in middle group;J-th work(of breaker in middle group First normalization reference signal of rate switch element is with j-th carrier wave by comparator, j-th power switch of central switches set When first normalization reference signal of unit is more than j-th carrier wave, the comparator output high level;J-th of central switches set When first normalization reference signal of power switch unit is less than j-th carrier wave, the comparator output low level;Second tunnel exports Actual reference voltage be divided by valueU dc /2Voltage, obtain the second tunnel output normalization reference voltage;The output of second tunnel Reference voltage is normalized plus 1/3, and deducts the normalization error amplification signal of j-th power switch unit of breaker in middle group, Obtain the second normalization reference signal of j-th power switch unit of breaker in middle group;J-th power switch list of breaker in middle group By comparator, j-th power switch unit of central switches set is returned for second normalization reference signal of unit and j-th carrier wave When one change reference signal is more than j-th carrier wave, comparator output high level;J-th power switch unit of central switches set The second normalization reference signal when being less than j-th carrier wave, comparator output low level;The output of described two comparators is led to XOR gate is crossed, the control level of the second switch pipe of j-th power switch unit of breaker in middle group is produced.
In the voltage control of the DC capacitor of j-th power switch unit of the lower switches set, reference voltage is deducted down The voltage of the DC capacitor of j-th power switch unit of switches set, is then adjusted by PI, obtains j-th of lower switches set The error amplification signal of the DC capacitor voltage of power switch unit;The electric current of lower switches set is flow through by sign function, work as stream When the electric current for crossing down switches set is more than 0, sign function is output as 1;When the electric current for flowing through lower switches set is less than 0, sign function It is output as -1;The error amplification signal of the DC capacitor voltage of j-th power switch unit of lower switches set is multiplied by sign function, Then it is divided by valueU dc /2Voltage, obtain the normalization error amplification signal of j-th power switch unit of lower switches set;The Two tunnels output actual reference voltage be divided by valueU dc /2Voltage, obtain the second tunnel output normalization reference voltage;Second The normalization reference voltage of road output deducts 1/3, and deducts the normalization error of j-th power switch unit of lower switches set and put Big signal, obtains the normalization reference signal of j-th power switch unit of lower switches set;J-th power of lower switches set is opened The normalization reference signal and j-th carrier wave for closing unit passes through comparator, produces j-th power switch unit of lower switches set The control level of second switch pipe, instantly the normalization reference signal of j-th power switch unit of switches set is less than j-th load During ripple, the level that controls of the second switch pipe of j-th power switch unit of lower switches set is high level;Instantly the of switches set When the normalization reference signal of j power switch unit is more than j-th carrier wave, j-th power switch unit of lower switches set The level that controls of second switch pipe is low level.
The present invention have the advantage that for:It is balanced and stabilize DC capacitor in the single-phase three switches sets MMC inverter of dual output Voltage, it is ensured that the single-phase three switches sets MMC inverter normal work of dual output.Guarantee the single-phase three switches sets MMC inversion of dual output Utensil has the exchange output of two-way N+1 level, and output current wave is of high quality, and each switching tube bears in power switch unit Voltage stress is only the 1/N of DC bus-bar voltage, while can guarantee that the voltage that all switching tubes bear in the converter course of work It is equal, the voltage-sharing of switching tube is solved well.
Description of the drawings
Fig. 1 is the circuit structure diagram of the single-phase three switches sets MMC inverter of dual output;
Fig. 2 is the circuit structure diagram of the power switch unit of the single-phase three switches sets MMC inverter of dual output shown in Fig. 1;
Fig. 3 a, 3b, 3c, 3d are respectively four kinds of operation modes of the power switch unit shown in Fig. 2;
Fig. 4 is the control of the 2nd switching tube of j-th power switch unit of upper switches set, breaker in middle group and lower switches set Level diagram processed;
Fig. 5 a, 5b, 5c are respectively the direct currents of j-th power switch unit of upper switches set, breaker in middle group and lower switches set The control block diagram of electric capacity;
Fig. 6 is the simulation waveform that the control method of the present invention is used for the single-phase level MMC inverter of three switches set five of dual output Figure.
Specific embodiment
For present disclosure and feature is expanded on further, specific embodiments of the present invention are carried out below in conjunction with accompanying drawing Illustrate, but the enforcement not limited to this of the present invention.
With reference to Fig. 1, the single-phase three switches sets MMC inverter of dual output, including dc sourceU dc , the first electric capacityC 1 , it is second electric HoldC 2 , the 3rd electric capacityC 3 , switch bridge arm, first load and second load;It is described switch bridge arm by upper switches set H, breaker in middle group M, Lower switches set L and coupling inductance(L H :L L )It is in series;Upper switches set H is by N number of power switch unit(SMH1、SMH2、…、SMHN) It is in series, breaker in middle group M is by N number of power switch unit(SMM1、SMM2、…、SMMN)It is in series, lower switches set L is by N number of work( Rate switch element(SML1、SML2、…、SMLN)It is in series;One end of the first load is connected to the first electric capacityC 1 , the second electric capacityC 2 's Midpoint, another upper end for terminating to breaker in middle group M of the first loado;One end of the second load is connected to the second electric capacityC 2 , it is the 3rd electric HoldC 3 Midpoint, second load another lower end for terminating to breaker in middle group Mp;The two ends of the first load export as the first via, The two ends of the second load export as the second tunnel, and N is positive integer.
Fig. 2 illustrates the circuit structure of the power switch unit of the single-phase three switches sets MMC inverter of the dual output shown in Fig. 1 Figure.Power switch unit is by first switch pipeS 1 , second switch pipeS 2 , the first diodeD 1 , the second diodeD 2 And electric capacityC SM 。 Wherein, electric capacityC SM Positive pole and first switch pipeS 1 Colelctor electrode, the first diodeD 1 Negative electrode connection, first switch pipeS 1 's Emitter stage and the first diodeD 1 Anode, second switch pipeS 2 Colelctor electrode, the second diodeD 2 Negative electrode connection, second opens Guan GuanS 2 Emitter stage and the second diodeD 2 Anode, electric capacityC SM Negative pole connection;Second switch pipeS 2 Colelctor electrode as One output end, second switch pipeS 2 Emitter stage as the second output end.
The power switch unit of the single-phase three switches sets MMC inverter of dual output shown in Fig. 2 has four kinds of operation modes, such as Shown in Fig. 3 a, 3b, 3c and 3d.
Mode 1:First switch pipeS 1 It is open-minded, second switch pipeS 2 Shut-off, electric current passes through the first diodeD 1 Flow into electric capacityC SM , electric capacityC SM Charge, electric capacityC SM Voltage is raised, as shown in Figure 3 a;
Mode 2:First switch pipeS 1 It is open-minded, second switch pipeS 2 Shut-off, electric current passes through first switch pipeS 1 Flow out electric capacityC SM , electric capacityC SM Electric discharge, electric capacityC SM Voltage is reduced, as shown in Figure 3 b;
Mode 3:First switch pipeS 1 Shut-off, second switch pipeS 2 Open-minded, electric current passes through second switch pipeS 2 , electric capacityC SM Quilt Bypass, electric capacityC SM Voltage is constant, as shown in Figure 3 c;
Mode 4:First switch pipeS 1 Shut-off, second switch pipeS 2 Open-minded, electric current passes through the second diodeD 2 , electric capacityC SM Quilt Bypass, electric capacityC SM Voltage is constant, as shown in Figure 3 c.
Fig. 4 illustrates the 2nd switching tube of j-th power switch unit of switches set, breaker in middle group and lower switches setS 2 Control level diagram.The modulating wave of first via outputR a + 1/3 superposition one is on the occasion of j-th power that increased switches set is opened Close the second switch pipe of unitS 2 Service time;The modulating wave of the second tunnel outputR b + 1/3 one negative value of superposition, increased down and opens The second switch pipe of j-th power switch unit of pass groupS 2 Service time;The modulating wave of first via outputR a + 1/3 superposition one Individual negative value, the modulating wave of the second tunnel outputR b + 1/3 superposition one is on the occasion of increased j-th power switch unit of breaker in middle group Second switch pipeS 2 Service time.
When DC capacitor voltage is less than reference voltage, when increase DC capacitor charging interval or reduction DC capacitor discharge Between, i.e., increase first switch pipe when the electric current for flowing through the DC capacitor place switches set is more than 0S 1 Service time with reduce Second switch pipeS 2 Service time, when flow through the DC capacitor place switches set electric current be less than 0 when reduce first switch pipeS 1 Service time with increase second switch pipeS 2 Service time;When DC capacitor voltage is higher than reference voltage, reduce direct current Capacitor charging time or increase DC capacitor discharge time, i.e., when the electric current for flowing through the DC capacitor place switches set is more than 0 Reduce first switch pipeS 1 Service time with increase second switch pipeS 2 Service time, open when flowing through the DC capacitor and being located The electric current of pass group increases first switch pipe when being less than 0S 1 Service time with reduce second switch pipeS 2 Service time.
The control method of the single-phase three switches sets MMC inverter DC capacitor voltage of dual output, including upper switches set, breaker in middle The voltage control of the DC capacitor of the power switch unit of group and lower switches set;J-th power switch list of switches set in sampling First SMHjDC capacitor voltagev HCj With the electric current for flowing through upper switches seti H , adjusted by Voltage Feedback and PI, it is stable on open The voltage of the DC capacitor of j-th power switch unit of pass group, the wherein value of j are 1 ~ N;J-th of sampling breaker in middle group Power switch unit SMMjDC capacitor voltagev MCj With the electric current for flowing through breaker in middle groupi M , adjusted by Voltage Feedback and PI Section, j-th power switch unit SM of stable breaker in middle groupMjDC capacitor voltage;J-th power of the lower switches set of sampling Switch element SMLjDC capacitor voltagev LCj With the electric current for flowing through lower switches seti L , adjusted by Voltage Feedback and PI, surely Fix j-th power switch unit SM of switches setLjDC capacitor voltage.
As shown in Figure 5 a, j-th power switch unit SM of the upper switches setHjDC capacitor voltage control in, Reference voltageV Cref Deduct j-th power switch unit SM of switches setHjDC capacitor voltagev HCj , then by PI Adjust, obtain j-th power switch unit SM of switches setHjDC capacitor voltage error amplification signal△v HCj ;Flow through The electric current of upper switches seti H By sign functionsign, when the electric current for flowing through upper switches seti H During more than 0, sign functionsignIt is defeated Go out for 1;When the electric current for flowing through upper switches seti H During less than 0, sign function is output as -1;J-th power switch of upper switches set Cell S MHjDC capacitor voltage error amplification signal△v HCj It is multiplied by sign functionsign, then it is divided by valueU dc /2's Voltage, obtains j-th power switch unit SM of switches setHjNormalization error amplification signal△v * HCj ;The first via is exported Actual reference voltageR a It is divided by valueU dc /2Voltage, obtain the first via output normalization reference voltageR * a ;The first via is defeated The normalization reference voltage for going outR * a Plus 1/3, and deduct j-th power switch unit SM of switches setHjNormalization error Amplify signal△v * HCj , obtain j-th power switch unit SM of switches setHjNormalization reference signalv * HCj ;Upper switch J-th power switch unit SM of groupHjNormalization reference signalv * HCj With j-th carrier waveC j By comparator, open in generation J-th power switch unit SM of pass groupHjSecond switch pipeS 2 Control levelS Hj , when j-th power of upper switches set is opened Close cell S MHjNormalization reference signalv * HCj More than j-th carrier waveC j When, j-th power switch unit SM of upper switches setHj Second switch pipeS 2 Control levelS Hj For high level;As j-th power switch unit SM of upper switches setHjNormalization ginseng Examine signalv * HCj Less than j-th carrier waveC j When, j-th power switch unit SM of upper switches setHjSecond switch pipeS 2 Control LevelS Hj For low level.
As shown in Figure 5 b, j-th power switch unit SM of the breaker in middle groupHjDC capacitor voltage control in, Reference voltageV Cref Deduct j-th power switch unit SM of breaker in middle groupMjDC capacitor voltagev MCj , then by PI Adjust, obtain j-th power switch unit SM of breaker in middle groupMjDC capacitor voltage error amplification signal△v MCj ;Flow through The electric current of breaker in middle groupi M By sign functionsign, when the electric current for flowing through breaker in middle groupi M During more than 0, sign functionsignIt is defeated Go out for 1;When the electric current for flowing through breaker in middle groupi M During less than 0, sign function is output as -1;J-th power switch of breaker in middle group Cell S MMjDC capacitor voltage error amplification signal△v MCj It is multiplied by sign functionsign, then it is divided by valueU dc /2's Voltage, obtains j-th power switch unit SM of breaker in middle groupMjNormalization error amplification signal△v * MCj ;The first via is exported Actual reference voltageR a It is divided by valueU dc /2Voltage, obtain the first via output normalization reference voltageR * a ;The first via is defeated The normalization reference voltage for going outR * a Plus 1/3, and plus j-th power switch unit SM of breaker in middle groupMjNormalization error Amplify signal△v * MCj , obtain j-th power switch unit SM of breaker in middle groupMjFirst normalization reference signalv * MCjH ;In J-th power switch unit SM of switches setMjFirst normalization reference signalv * MCjH With j-th carrier waveC j By comparator, J-th power switch unit SM of central switches setMjFirst normalization reference signalv * MCjH More than j-th carrier waveC j When, should Comparator exports high level;J-th power switch unit SM of central switches setMjFirst normalization reference signalv * MCjH It is little In j-th carrier waveC j When, the comparator output low level;The actual reference voltage of the second tunnel outputR b It is divided by valueU dc /2Electricity Pressure, obtains the normalization reference voltage of the second tunnel outputR * b ;The normalization reference voltage of the second tunnel outputR * b Plus 1/3, and subtract Remove j-th power switch unit SM of breaker in middle groupMjNormalization error amplification signal△v * MCj , obtain the jth of breaker in middle group Individual power switch unit SMMjSecond normalization reference signalv * MCjL ;J-th power switch unit SM of breaker in middle groupMj Two normalization reference signalsv * MCjL With j-th carrier waveC j By comparator, j-th power switch unit SM of central switches setMj Normalization reference signalv * MCjH More than j-th carrier waveC j When, the comparator output high level;J-th work(of central switches set Rate switch element SMMjSecond normalization reference signalv * MCjL Less than j-th carrier waveC j When, the comparator output low level;Institute The output of two comparators is stated by XOR gate, j-th power switch unit SM of breaker in middle group is producedMjSecond switch pipeS 2 Control level S Mj
As shown in Figure 5 c, j-th power switch unit SM of the lower switches setLjDC capacitor voltage control in, Reference voltageV Cref Deduct j-th power switch unit SM of lower switches setLjDC capacitor voltagev LCj , then by PI Adjust, obtain j-th power switch unit SM of lower switches setLjDC capacitor voltage error amplification signal△v LCj ;Flow through The electric current of lower switches seti L By sign functionsign, when the electric current for flowing through lower switches seti L During more than 0, sign functionsignIt is defeated Go out for 1;When the electric current for flowing through lower switches seti L During less than 0, sign function is output as -1;J-th power switch of lower switches set Cell S MLjDC capacitor voltage error amplification signal△v LCj It is multiplied by sign functionsign, then it is divided by valueU dc /2's Voltage, obtains j-th power switch unit SM of lower switches setLjNormalization error amplification signal△v * LCj ;Second tunnel exports Actual reference voltageR b It is divided by valueU dc /2Voltage, obtain the second tunnel output normalization reference voltageR * b ;Second road is defeated The normalization reference voltage for going outR * b 1/3 is deducted, and deducts j-th power switch unit SM of lower switches setLjNormalization error Amplify signal△v * LCj , obtain j-th power switch unit SM of lower switches setLjNormalization reference signalv * LCj ;Lower switch J-th power switch unit SM of groupLjNormalization reference signalv * LCj With j-th carrier waveC j By opening under comparator, generation J-th power switch unit SM of pass groupLjSecond switch pipeS 2 Control levelS Lj , instantly j-th power of switches set open Close cell S MLjNormalization reference signalv * LCj Less than j-th carrier waveC j When, j-th power switch unit SM of lower switches setLj Second switch pipeS 2 Control levelS Lj For high level;Instantly j-th power switch unit SM of switches setLjNormalization ginseng Examine signalv * LCj More than j-th carrier waveC j When, j-th power switch unit SM of lower switches setLjSecond switch pipeS 2 Control LevelS Lj For low level.
With the single-phase level MMC inverter of three switches set five of dual output(N=4)As a example by, Fig. 6 a, 6b illustrate that it uses the present invention Control method simulation waveform.As shown in Figure 6 a, it is successively the voltage of first via output(v a ), the first via output electric current (i a ), the second tunnel output voltage(v b ), the second tunnel output electric current(i b ), it is successively four of upper switches set as shown in Figure 6 b DC capacitor voltage(v CH1 v CH2 v CH3 v CH4 ), breaker in middle group four DC capacitor voltages(v CM1 v CM2 v CM3 v CM4 ), under Four DC capacitor voltages of switches set(v CL1 v CL2 v CL3 v CL4 ), switches set, breaker in middle group and lower switch are gone up as seen from the figure The voltage of each DC capacitor of group has obtained stable well, demonstrates the validity of the control method of the present invention.
Above-described embodiment is the present invention preferably embodiment, but embodiments of the present invention not by the embodiment Limit, other any Spirit Essences without departing from the present invention and the change, modification, replacement made under principle, combine, simplification, Equivalent substitute mode is should be, is included within protection scope of the present invention.

Claims (3)

1. the control method of the single-phase three switches sets MMC inverter DC capacitor voltage of dual output, it is characterised in that:Including to above opening The voltage control of the DC capacitor of the power switch unit of pass group, breaker in middle group and lower switches set;J-th of switches set in sampling Power switch unit(SMHj)DC capacitor voltage(v HCj )With the electric current for flowing through upper switches set(i H ), by Voltage Feedback and PI is adjusted, and stably goes up the voltage of the DC capacitor of j-th power switch unit of switches set, upper switches set, breaker in middle group and under Switches set is in series respectively by N number of power switch unit, and wherein the value of j is 1 ~ N;J-th power of sampling breaker in middle group Switch element(SMMj)DC capacitor voltage(v MCj )With the electric current for flowing through breaker in middle group(i M ), adjusted by Voltage Feedback and PI Section, j-th power switch unit of stable breaker in middle group(SMMj)DC capacitor voltage;J-th work(of the lower switches set of sampling Rate switch element(SMLj)DC capacitor voltage(v LCj )With the electric current for flowing through lower switches set(i L ), by Voltage Feedback and PI Adjust, stably descend j-th power switch unit of switches set(SMLj)DC capacitor voltage;The jth of described pair of upper switches set Individual power switch unit(SMHj)DC capacitor voltage control in, reference voltage(V Cref )Deduct j-th work(of switches set Rate switch element(SMHj)DC capacitor voltage(v HCj ), then being adjusted by PI, j-th power for obtaining switches set is opened Close unit(SMHj)DC capacitor voltage error amplification signal(△v HCj );Flow through the electric current of switches set(i H )By symbol Function(sign), when the electric current for flowing through upper switches set(i H )During more than 0, sign function(sign)It is output as 1;When flowing through upper switch The electric current of group(i H )During less than 0, sign function is output as -1;J-th power switch unit of upper switches set(SMHj)Direct current Hold the error amplification signal of voltage(△v HCj )It is multiplied by sign function(sign), then it is divided by valueU dc /2Voltage, obtain out J-th power switch unit of pass group(SMHj)Normalization error amplification signal(△v * HCj );The first via output of inverter Actual reference voltage(R a )It is divided by valueU dc /2Voltage, obtain the first via output normalization reference voltage(R * a );The first via The normalization reference voltage of output(R * a )Plus 1/3, and deduct j-th power switch unit of switches set(SMHj)Normalizing Change error amplification signal(△v * HCj ), obtain j-th power switch unit of switches set(SMHj)Normalization reference signal (v * HCj );J-th power switch unit of upper switches set(SMHj)Normalization reference signal(v * HCj )With j-th carrier wave(C j )It is logical Comparator is crossed, j-th power switch unit of switches set in generation(SMHj)Second switch pipe(S 2 )Control level(S Hj ), When j-th power switch unit of upper switches set(SMHj)Normalization reference signal(v * HCj )More than j-th carrier wave(C j )When, J-th power switch unit of upper switches set(SMHj)Second switch pipe(S 2 )Control level(S Hj )For high level;When above opening J-th power switch unit of pass group(SMHj)Normalization reference signal(v * HCj )Less than j-th carrier wave(C j )When, upper switch J-th power switch unit of group(SMHj)Second switch pipe(S 2 )Control level(S Hj )For low level;The power switch Unit is made up of first switch pipe, second switch pipe, the first diode, the second diode and electric capacityWherein, the positive pole of electric capacity with The anode of the negative electrode connection of the colelctor electrode of first switch pipe, the first diode, the emitter stage of first switch pipe and the first diode, The anode of the negative electrode connection of the colelctor electrode of second switch pipe, the second diode, the emitter stage of second switch pipe and the second diode, The negative pole connection of electric capacity;The colelctor electrode of second switch pipe is used as the first output end, and the emitter stage of second switch pipe is defeated as second Go out end.
2. the control method of the single-phase three switches sets MMC inverter DC capacitor voltage of dual output according to claim 1, its It is characterised by:J-th power switch unit of the breaker in middle group(SMMj)DC capacitor voltage control in, reference voltage (V Cref )Deduct j-th power switch unit of breaker in middle group(SMMj)DC capacitor voltage(v MCj ), then adjusted by PI Section, obtains j-th power switch unit of breaker in middle group(SMMj)DC capacitor voltage error amplification signal(△v MCj );Stream Cross the electric current of breaker in middle group(i M )By sign function(sign), when the electric current for flowing through breaker in middle group(i M )During more than 0, symbol letter Number(sign)It is output as 1;When the electric current for flowing through breaker in middle group(i M )During less than 0, sign function is output as -1;The of breaker in middle group J power switch unit(SMMj)DC capacitor voltage error amplification signal(△v MCj )It is multiplied by sign function(sign), so It is divided by value afterwardsU dc /2Voltage, obtain j-th power switch unit of breaker in middle group(SMMj)Normalization error amplify letter Number(△v * MCj );The actual reference voltage of first via output(R a )It is divided by valueU dc /2Voltage, obtain the first via output return One changes reference voltage(R * a );The normalization reference voltage of first via output(R * a )Plus 1/3, and plus j-th of breaker in middle group Power switch unit(SMMj)Normalization error amplification signal(△v * MCj ), obtain j-th power switch unit of breaker in middle group (SMMj)First normalization reference signal(v * MCjH );J-th power switch unit of breaker in middle group(SMMj)First normalization Reference signal(v * MCjH )With j-th carrier wave(C j )By first comparator, j-th power switch unit of central switches set (SMMj)First normalization reference signal(v * MCjH )More than j-th carrier wave(C j )When, first comparator output high level;It is central J-th power switch unit of switches set(SMMj)First normalization reference signal(v * MCjH )Less than j-th carrier wave(C j )When, First comparator exports low level;The actual reference voltage of the second tunnel output of inverter(R b )It is divided by valueU dc /2Voltage, Obtain the normalization reference voltage of the second tunnel output(R * b );The normalization reference voltage of the second tunnel output(R * b )Deduct 1/3, and Deduct j-th power switch unit of breaker in middle group(SMMj)Normalization error amplification signal(△v * MCj ), obtain breaker in middle group J-th power switch unit(SMMj)Second normalization reference signal(v * MCjL );J-th power switch list of breaker in middle group Unit(SMMj)Second normalization reference signal(v * MCjL )With j-th carrier wave(C j )By the second comparator, the of central switches set J power switch unit(SMMj)Second normalization reference signal(v * MCjL )More than j-th carrier wave(C j )When, the second comparator Output low level;J-th power switch unit of central switches set(SMMj)Second normalization reference signal(v * MCjL )It is less than J-th carrier wave(C j )When, the second comparator output high level;The output of first comparator and the second comparator passes through XOR gate, Produce j-th power switch unit of breaker in middle group(SMMj)Second switch pipe(S 2 )Control level(S Mj ).
3. the control method of the single-phase three switches sets MMC inverter DC capacitor voltage of dual output according to claim 1, its It is characterised by:J-th power switch unit of the lower switches set(SMLj)DC capacitor voltage control in, reference voltage (V Cref )Deduct j-th power switch unit of lower switches set(SMLj)DC capacitor voltage(v LCj ), then adjusted by PI Section, obtains j-th power switch unit of lower switches set(SMLj)DC capacitor voltage error amplification signal(△v LCj );Stream Cross down the electric current of switches set(i L )By sign function(sign), when the electric current for flowing through lower switches set(i L )During more than 0, symbol letter Number(sign)It is output as 1;When the electric current for flowing through lower switches set(i L )During less than 0, sign function is output as -1;The of lower switches set J power switch unit(SMLj)DC capacitor voltage error amplification signal(△v LCj )It is multiplied by sign function(sign), so It is divided by value afterwardsU dc /2Voltage, obtain j-th power switch unit of lower switches set(SMLj)Normalization error amplify letter Number(△v * LCj );The actual reference voltage of the second tunnel output(R b )It is divided by valueU dc /2Voltage, obtain the second tunnel output return One changes reference voltage(R * b );The normalization reference voltage of the second tunnel output(R * b )1/3 is deducted, and is added j-th of upper and lower switches set Power switch unit(SMLj)Normalization error amplification signal(△v * LCj ), obtain j-th power switch unit of lower switches set (SMLj)Normalization reference signal(v * LCj );J-th power switch unit of lower switches set(SMLj)Normalization reference signal (v * LCj )With j-th carrier wave(C j )By comparator, j-th power switch unit of lower switches set is produced(SMLj)Second open Guan Guan(S 2 )Control level(S Lj ), j-th power switch unit of switches set instantly(SMLj)Normalization reference signal (v * LCj )Less than j-th carrier wave(C j )When, j-th power switch unit of lower switches set(SMLj)Second switch pipe(S 2 )Control Level processed(S Lj )For high level;Instantly j-th power switch unit of switches set(SMLj)Normalization reference signal(v * LCj )Greatly In j-th carrier wave(C j )When, j-th power switch unit of lower switches set(SMLj)Second switch pipe(S 2 )Control level (S Lj )For low level.
CN201410145647.3A 2014-04-08 2014-04-08 Method for controlling voltage of direct current capacitors in double-output and three-switch-set MMC inverter Active CN103956928B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201410145647.3A CN103956928B (en) 2014-04-08 2014-04-08 Method for controlling voltage of direct current capacitors in double-output and three-switch-set MMC inverter

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201410145647.3A CN103956928B (en) 2014-04-08 2014-04-08 Method for controlling voltage of direct current capacitors in double-output and three-switch-set MMC inverter

Publications (2)

Publication Number Publication Date
CN103956928A CN103956928A (en) 2014-07-30
CN103956928B true CN103956928B (en) 2017-04-12

Family

ID=51334171

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201410145647.3A Active CN103956928B (en) 2014-04-08 2014-04-08 Method for controlling voltage of direct current capacitors in double-output and three-switch-set MMC inverter

Country Status (1)

Country Link
CN (1) CN103956928B (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104270025A (en) * 2014-09-28 2015-01-07 中冶赛迪电气技术有限公司 Multi-level inverter and modulation method thereof

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103326548A (en) * 2013-06-25 2013-09-25 广东电网公司电力科学研究院 Method and system for capacitor voltage control of unified power quality controller

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP6091781B2 (en) * 2012-07-11 2017-03-08 株式会社東芝 Semiconductor power converter

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103326548A (en) * 2013-06-25 2013-09-25 广东电网公司电力科学研究院 Method and system for capacitor voltage control of unified power quality controller

Also Published As

Publication number Publication date
CN103956928A (en) 2014-07-30

Similar Documents

Publication Publication Date Title
CN104009666B (en) Method and apparatus for producing three-phase current
CN101917133B (en) Five-electrical level inverter
CN102856916A (en) Reactive power control method and circuit of single-phase photovoltaic inverter
CN105406748B (en) A kind of control method of suppression module Multilevel Inverters output current harmonics
CN108616224B (en) Boost type single-phase seven-level inverter
CN108599604B (en) Single-phase seven-level inverter and PWM signal modulation method thereof
CN107196491B (en) A kind of double buck gird-connected inverter half period current distortion inhibition system and method
CN105939126B (en) A kind of quasi- Z-source inverter of switched inductors type mixing
CN110277788B (en) Composite compensation device for long-distance sparse power supply
CN102148501B (en) Disturbance generation device for wind power station
CN103236710A (en) Unified power flow controller in modular structure
CN105186912B (en) A kind of non-isolated full-bridge grid-connected inverter of two-stage type
CN103337962B (en) Marine wind electric field direct current convergence three-level converter and control method thereof
CN107370392A (en) Towards the electric power electric transformer of mesohigh intelligent distribution network
CN101567573B (en) Uninterrupted power and control method thereof
CN105281361A (en) Five-level double-step down grid-connected inverter
CN104009661B (en) Six switches sets or nine switches set MMC converter DC capacitor voltage control methods
Sun et al. The application of modular multilevel matrix converter in fractional frequency offshore wind power system
CN105978376A (en) Grid-connected inverter circuit and control method thereof
Gundebommu et al. Analysis of three-level diode clamped inverter for grid-connected renewable energy sources
CN103956928B (en) Method for controlling voltage of direct current capacitors in double-output and three-switch-set MMC inverter
Tongzhen et al. Topology and control strategy of upqc based on high frequency isolation dc/dc converter
CN102664549B (en) Cascade inverter voltage balance and control method based on power device on-off distribution
CN106452152A (en) Switch boost type high-gain quasi-Z-source inverter
CN204928612U (en) Photovoltaic power generation device with auxiliary resonant circuit

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant