CN103945018A - Parallel display system and bi-directional address configuration method thereof - Google Patents
Parallel display system and bi-directional address configuration method thereof Download PDFInfo
- Publication number
- CN103945018A CN103945018A CN201410178752.7A CN201410178752A CN103945018A CN 103945018 A CN103945018 A CN 103945018A CN 201410178752 A CN201410178752 A CN 201410178752A CN 103945018 A CN103945018 A CN 103945018A
- Authority
- CN
- China
- Prior art keywords
- address
- display unit
- port
- input
- output
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Controls And Circuits For Display Device (AREA)
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
Abstract
Provided are a parallel display system and a bi-directional address configuration method thereof. The bi-directional address configuration method comprises the steps of performing port input and output characteristic setting on first address ports and second address ports according to instructions, performing address configuration on each display device in a display system from a first display device to an nth display device in a step-by-step serial connection sequence when the first address port of the first display device receives address data sent by a controller of the display system; reversely performing address configuration on each display device in the display system from the nth display device to the first display device in the step-by-step serial connection sequence when the second address port of the nth display device receives address data sent by the controller, accordingly achieving bi-directional address configuration and improving address configuration flexibility.
Description
Technical field
The invention belongs to light fixture control technology field, relate in particular to a kind of display system in parallel and bi-directional address collocation method thereof.
Background technology
As shown in Figure 1, the data-in port Sin of all display unit in display control program in parallel is the data-out ports that are connected in parallel in controller to display control program in parallel, and each display unit receives identical display data stream.In order to make each display unit can obtain its required demonstration data to drive lamp luminescence from identical data flow, need each display unit to be numbered, be address configuration.In the time that display control program in parallel carries out lighting effects demonstration, each display unit is taken out corresponding demonstration data to drive light fixture to carry out corresponding lighting effects demonstration from display data stream according to its address information.
At present, for the address configuration mode of the display unit in display control program in parallel, because traditional mode each display unit being configured one by one with toggle switch need to consume a large amount of manpowers and too much time in the time that Practical Project is implemented and safeguarded, inefficiency, and hinder promoting the use of of display control program in parallel, so prior art provides by adopting special address date port, multiple display unit are connected to the multiple display unit in display control program in parallel are realized to automatic address configuration step by step by its address date port, greatly improve the installation and maintenance efficiency of display control program in parallel.But the automatic address configuration mode that prior art provides can only be realized unidirectional address configuration, as shown in Figure 2, the demonstration FPDP Sin of display unit connects with parallel way, address date port is connected in series step by step, be the address date input port Din that the address date output port Dout of previous display unit connects a rear display unit, in the time carrying out address configuration, address date first imports display unit 1 into, display unit 1 is obtained calculated address data after its corresponding address date, be transferred to again display unit 2, address configuration can only be along display unit 1, display unit 2, display unit 3 until the order of display unit n carry out, so just cannot in the time that entering, realize the address date output port of display unit n at address date automatic address configuration, thereby reduce the flexibility of the address configuration of display control program in parallel.Therefore there is the problem that cannot realize to the display unit in display control program in parallel bi-directional address configuration in prior art.
Summary of the invention
The object of the present invention is to provide a kind of bi-directional address collocation method of display system, be intended to solve the existing problem that cannot realize to the display unit in display system bi-directional address configuration of prior art.
The present invention realizes like this, a kind of bi-directional address collocation method of display system, described display system comprises controller and at least one display unit, each described display unit has the first address port, the second address port and data-in port, described the first address port and described the second address port are for transport address data, described data-in port is connected with the data-out port of described controller, described display unit is parallel to described controller while being multiple, and since the 1st display unit, the second address port of previous display unit connects the first address port of next display unit, the rest may be inferred is connected to n display unit step by step, wherein, n is not less than 1 integer, described bi-directional address collocation method comprises:
The data-in port of each display unit receives the instruction that described controller sends, and according to described instruction, its first address port and the second address port is carried out to the setting of port input-output characteristic;
When described instruction arranges described the first address port and the second address port is respectively input port and output port, described address date is started to described n the display unit transmission row address configuration of going forward side by side from described the 1st display unit;
When described instruction arranges described the first address port and the second address port is respectively output port and input port, described address date is started to described the 1st the display unit transmission row address configuration of going forward side by side from described n display unit.
Another object of the present invention is also to provide a kind of display system, described display system comprises controller and at least one display unit, each described display unit has the first address port, the second address port and data-in port, described the first address port and described the second address port are for transport address data, described data-in port is connected with the data-out port of described controller, described display unit is parallel to described controller while being multiple, and since the 1st display unit, the second address port of previous display unit connects the first address port of next display unit, the rest may be inferred is connected to n display unit step by step, wherein, n is not less than 1 integer,
The data-in port of each display unit receives the instruction that described controller sends, and according to described instruction, its first address port and the second address port is carried out to the setting of port input-output characteristic;
When described instruction arranges described the first address port and the second address port is respectively input port and output port, described address date is started to described n the display unit transmission row address configuration of going forward side by side from described the 1st display unit;
When described instruction arranges described the first address port and the second address port is respectively output port and input port, described address date is started to described the 1st the display unit transmission row address configuration of going forward side by side from described n display unit.
Display system and bi-directional address collocation method thereof arrange the transmission direction of address date by instruction, along the transmission direction of address date, be sent to the next address configuration data port of series connection with it, so that next address configuration data port completes address configuration.Like this in the time that display system in parallel is carried out to address configuration, both can carry out automatic address configuration from the front end of display system in parallel, also can carry out automatic address configuration from the rear end of display system in parallel, thereby improve the flexibility of address configuration in engineering construction and engineering maintenance.
Brief description of the drawings
Fig. 1 is the schematic diagram of the display system that relates to of background technology;
Fig. 2 is the schematic diagram of the display system that can realize unidirectional address configuration that relates to of background technology;
Fig. 3 is the structural representation of the display system that provides of the embodiment of the present invention;
Fig. 4 is the realization flow figure of the bi-directional address collocation method of the display system shown in Fig. 3;
Fig. 5 is the exemplary construction schematic diagram of the display system that provides of the embodiment of the present invention;
Fig. 6 is another exemplary construction schematic diagram of the display system that provides of the embodiment of the present invention;
Fig. 7 is the modular structure figure of the bi-directional address inking device of the display system that provides of the embodiment of the present invention.
Embodiment
In order to make object of the present invention, technical scheme and advantage clearer, below in conjunction with drawings and Examples, the present invention is further elaborated.Should be appreciated that specific embodiment described herein, only in order to explain the present invention, is not intended to limit the present invention.
As shown in Figure 3, the display system that the embodiment of the present invention provides comprises controller 100 and at least one (one or more) display unit (X1～Xn), each display unit has the first address port A, the second address port B and data-in port Sin, the first address port A and the second address port B are for transport address data, the data-in port Sin of display unit is connected with the data-out port of controller 100, for receiving the instruction of controller output and/or showing data, display unit is the data-out port that is connected in parallel in controller 100 while being multiple, and since the 1st display unit X1, the second address port B of previous display unit X1 connects the first address port A of a rear display unit, as the first address port A of the second address port B connection display unit X2 of display unit X1, the rest may be inferred is connected to n display unit Xn step by step, n is not less than 1 integer.
As shown in Figure 4, it comprises the following steps the bi-directional address collocation method of the display system that the embodiment of the present invention provides:
S1. the data-in port of each display unit receives the instruction that described controller 100 sends, and according to described instruction, its first address port A and the second address port B is carried out to the setting of port input-output characteristic.Particularly, its first address port A and the second address port B being carried out to the setting of port input-output characteristic, is the transmission direction that address date is set, and can be to transmit to n display unit Xn from the 1st display unit X1, also can transmit in the opposite direction.The data-out port of controller 100, except sending above-mentioned instruction, can also send demonstration data, and the data-in port Sin of display unit (X1～Xn) receives while showing data, shows corresponding effect.
S2. when described instruction arranges the first address port A and the second address port B is respectively input port and output port, described address date is started to transmit to described n display unit Xn the row address configuration of going forward side by side from described the 1st display unit X1;
S3. when described instruction arranges the first address port A and the second address port B is respectively output port and input port, described address date is started to transmit to described the 1st display unit X1 the row address configuration of going forward side by side from described n display unit Xn.
Further, in step S2, described address date is started to transmit to described n display unit Xn the row address configuration of going forward side by side from described the 1st display unit X1 to be specially: when display unit is multiple, X1～Xn, from described the 1st display unit X1, each display unit (X1～Xn) intercepts the row address configuration of going forward side by side of corresponding address date bag from arrive the address date of its first address port A, generate successively the address date after intercepting, and the address date after intercepting is transferred to the next display unit of series connection with it by its second address port B, with this, each display unit (X1～Xn) is carried out to address configuration until described n display unit Xn.
With reference to figure 5, suppose that n is 4,, in the time that the display unit in display system is carried out address configuration, according to above-mentioned steps S1, first by controller 100 output orders, display unit (X1～Xn) is carried out to instruction setting.If the transmission direction of address date is from the first address port A to the second address port B, address date is added in to the first address port A of the 1st display unit X1, the configuration of address is from 4 display unit X4 of the 1st display unit X1 to the.The 1st display unit X1 intercepts corresponding address date and carries out address configuration, and the address date then generating after intercepting is exported to the 2nd display unit X2 via the second address port B of itself.So analogize, address date is respectively through the first address port A of the second address port B of the first address port A of the second address port B of the first address port A of the 2nd display unit X2, the 2nd display unit X2, the 3rd display unit X3, the 3rd display unit X3, the 4th display unit X4, the second address port B of the 4th display unit X4.Thereby according to the order being connected in series step by step from 4 display unit X4 of the 1st display unit X1 to the, realize and successively 4 display unit X4 of the 1st display unit X1 to the are carried out to address configuration.In the present embodiment, controller 100 can be arranged on the side near the 1st display unit X1, to improve the flexibility of address configuration in engineering construction and engineering maintenance.
In step S3, described address date is started to transmit to described the 1st display unit X1 the row address configuration of going forward side by side from described n display unit Xn to be specially: when display unit is multiple, X1～Xn, from described n display unit Xn, each display unit (X1～Xn) intercepts the row address configuration of going forward side by side of corresponding address date bag from arrive the address date of its second address port B, generate successively the address date after intercepting, and the address date after intercepting is transferred to the next display unit of series connection with it by its first address port A, with this, each display unit (X1～Xn) is carried out to address configuration until described the 1st display unit X1.
With reference to figure 6, suppose that n is 4,, in the time that the display unit in display system is carried out address configuration, according to above-mentioned steps S1, first by controller 100 output orders, display unit (X1～Xn) is carried out to instruction setting.If the transmission direction of address date is from the second address port B to the first address port A, address date is added in to the second address port B of the 4th display unit X4, the configuration of address is from 1 display unit X1 of the 4th display unit X4 to the.The 4th display unit X4 intercepts corresponding address date and carries out address configuration, and the address date then generating after intercepting is exported to the 3rd display unit X3 via the first address port A of itself.So analogize, address date is respectively through the second address port B of the first address port A of the second address port B of the first address port A of the second address port B of the 3rd display unit X3, the 3rd display unit X3, the 2nd display unit X2, the 2nd display unit X2, the 1st display unit X1, the first address port A of the 1st display unit X1.Thereby according to the order being connected in series step by step from 1 display unit X1 of the 4th display unit X4 to the, realize and successively 1 display unit X1 of the 4th display unit X4 to the is carried out to address configuration.In the present embodiment, controller 100 can be arranged on the side near the 4th display unit X4, to improve the flexibility of address configuration in engineering construction and engineering maintenance.With reference to figure 3, controller 100 also can, all configuring near the 1st display unit X1 and the 4th display unit X4 both sides, can be selected one of them when application.
With reference to figure 7, in one embodiment, each display unit comprises the first input buffer 11, the first output buffer 13, the second input buffer 12, the second output buffer 14, address configuration unit 15 and instruction decode unit 16.
The input of described the first input buffer 11 is connected with the output of described the first output buffer 13 and as described the first address port A, and the input of described the second input buffer 12 is connected with the output of described the second output buffer 14 and as described the second address port B; The output of the output of described the first input buffer 11 and the second input buffer 12 is connected with the input of described address configuration unit 15, and the input of the input of the first output buffer 13 and the second output buffer 14 is connected with the output of described address configuration unit 15.
Described address configuration unit 15 is for carrying out address configuration by the address date of input, and the address date configuring outputed to described the first output buffer 13 or the second output buffer 14, output to described the first output buffer 13 or the second output buffer 14 by transmitting element 17 specifically.Intercept successively the address date bag that arrives at first its address date port (the first address port A or the second address port B) in address date and carry out address configuration, generate successively the address date after intercepting.
Described instruction decode unit 16, there is described data-in port, be used for receiving described instruction, decode according to described instruction, can decode ENA, ENA_B, ENB, the enable signals such as ENB_B, control respectively the input-output characteristic of the first address port A and the second address port B, control described the first input buffer 11 and described the second output buffer 14 and work that (now the first address port A is input port simultaneously, the second address port B is output port), or control described the first output buffer 13 and described the second input buffer 12 and work that (now the first address port A is output port simultaneously, the second address port B is input port).
More specifically, if the first address port A is set to input port by instruction, the second address port B is set to output port, selects address date that the first input buffer 11 inputs to be sent to address configuration unit 15 as input data and processes; Output data are outputed to the second address port B by the second output buffer 14 that enable signal ENB_B and ENB enable its control; The first output buffer 13 that enable signal ENA and ENA_B control is in high-impedance state.
If instruction by bidirectional end the first address port A be set to output port, the second address port B is set to input port, select address date that the second input buffer 12 inputs to be sent to address configuration unit 15 as input data and process; The second output buffer 14 that enable signal ENB_B and ENB control is in high-impedance state; Output data are outputed to the first address port A by the first output buffer 13 that ENA and ENA_B enable its control.
In addition, a kind of display system is also provided, described display system comprises controller and at least one display unit, each described display unit has the first address port, the second address port and data-in port, described the first address port and described the second address port are for transport address data, described data-in port is connected with the data-out port of described controller, described display unit is parallel to described controller while being multiple, and since the 1st display unit, the second address port of previous display unit connects the first address port of next display unit, the rest may be inferred is connected to n display unit step by step, wherein, n is not less than 1 integer.
The data-in port of each display unit receives the instruction that described controller sends, and according to described instruction, its first address port and the second address port is carried out to the setting of port input-output characteristic;
When described instruction arranges described the first address port and the second address port is respectively input port and output port, described address date is started to described n the display unit transmission row address configuration of going forward side by side from described the 1st display unit;
When described instruction arranges described the first address port and the second address port is respectively output port and input port, described address date is started to described the 1st the display unit transmission row address configuration of going forward side by side from described n display unit.
Further, described address date being started to transmit to described n display unit the row address configuration of going forward side by side from described the 1st display unit is specially:
From described the 1st display unit, each display unit intercepts the row address configuration of going forward side by side of corresponding address date bag from arrive the address date of its first address port, and the address date after intercepting is transferred to next display unit by its second address port, each display unit is carried out to address configuration until described n display unit with this.
Further, described address date being started to transmit to described the 1st display unit the row address configuration of going forward side by side from described n display unit is specially:
From described n display unit, each display unit intercepts the row address configuration of going forward side by side of corresponding address date bag from arrive the address date of its second address port, and the address date after intercepting is transferred to next display unit by its first address port, with this, each display unit is carried out to address configuration until described the 1st display unit.
Further, each described display unit comprises the first input buffer, the first output buffer, the second input buffer, the second output buffer, address configuration unit and instruction decode unit, wherein,
The input of described the first input buffer is connected with the output of described the first output buffer and as described the first address port, and the input of described the second input buffer is connected with the output of described the second output buffer and as described the second address port;
The output of the output of described the first input buffer and the second input buffer is connected with the input of described address configuration unit, and the input of the input of the first output buffer and the second output buffer is connected with the output of described address configuration unit;
Described address configuration unit is used for the address date of input to carry out address configuration, and the address date configuring is outputed to described the first output buffer or the second output buffer;
Described instruction decode unit, there is described data-in port, be used for receiving described instruction, after decoding according to described instruction, control described the first input buffer and described the second output buffer is worked simultaneously, or control described the first output buffer and described the second input buffer is worked simultaneously.
Display system arranges the transmission direction of address date by instruction, along the transmission direction of address date, be sent to the next address configuration data port of series connection with it, so that next address configuration data port completes address configuration.Like this in the time that display system in parallel is carried out to address configuration, both can carry out automatic address configuration from the front end of display system in parallel, also can carry out automatic address configuration from the rear end of display system in parallel, thereby improve the flexibility of address configuration in engineering construction and engineering maintenance.
The foregoing is only preferred embodiment of the present invention, not in order to limit the present invention, all any amendments of doing within the spirit and principles in the present invention, be equal to and replace and improvement etc., within all should being included in protection scope of the present invention.
Claims (8)
1. the bi-directional address collocation method of a display system in parallel, described display system in parallel comprises controller and at least one display unit, each described display unit has the first address port, the second address port and data-in port, described the first address port and described the second address port are for transport address data, described data-in port is connected with the data-out port of described controller, described display unit is parallel to described controller while being multiple, and since the 1st display unit, the second address port of previous display unit connects the first address port of next display unit, the rest may be inferred is connected to n display unit step by step, wherein, n is not less than 1 integer, it is characterized in that, described bi-directional address collocation method comprises:
The data-in port of each display unit receives the instruction that described controller sends, and according to described instruction, its first address port and the second address port is carried out to the setting of port input-output characteristic;
When described instruction arranges described the first address port and the second address port is respectively input port and output port, described address date is started to described n the display unit transmission row address configuration of going forward side by side from described the 1st display unit;
When described instruction arranges described the first address port and the second address port is respectively output port and input port, described address date is started to described the 1st the display unit transmission row address configuration of going forward side by side from described n display unit.
2. bi-directional address collocation method as claimed in claim 1, is characterized in that, described address date is started to transmit to described n display unit the row address configuration of going forward side by side from described the 1st display unit and be specially:
From described the 1st display unit, each display unit intercepts the row address configuration of going forward side by side of corresponding address date bag from arrive the address date of its first address port, and the address date after intercepting is transferred to next display unit by its second address port, each display unit is carried out to address configuration until described n display unit with this.
3. bi-directional address collocation method as claimed in claim 1, is characterized in that, described address date is started to transmit to described the 1st display unit the row address configuration of going forward side by side from described n display unit and be specially:
From described n display unit, each display unit intercepts the row address configuration of going forward side by side of corresponding address date bag from arrive the address date of its second address port, and the address date after intercepting is transferred to next display unit by its first address port, with this, each display unit is carried out to address configuration until described the 1st display unit.
4. the bi-directional address collocation method as described in claim 1,2 or 3, it is characterized in that, each described display unit comprises the first input buffer, the first output buffer, the second input buffer, the second output buffer, address configuration unit and instruction decode unit, wherein
The input of described the first input buffer is connected with the output of described the first output buffer and as described the first address port, and the input of described the second input buffer is connected with the output of described the second output buffer and as described the second address port;
The output of the output of described the first input buffer and the second input buffer is connected with the input of described address configuration unit, and the input of the input of the first output buffer and the second output buffer is connected with the output of described address configuration unit;
Described address configuration unit is used for the address date of input to carry out address configuration, and the address date configuring is outputed to described the first output buffer or the second output buffer;
Described instruction decode unit, there is described data-in port, be used for receiving described instruction, after decoding according to described instruction, control described the first input buffer and described the second output buffer is worked simultaneously, or control described the first output buffer and described the second input buffer is worked simultaneously.
5. a display system in parallel, described display system in parallel comprises controller and at least one display unit, each described display unit has the first address port, the second address port and data-in port, described the first address port and described the second address port are for transport address data, described data-in port is connected with the data-out port of described controller, described display unit is parallel to described controller while being multiple, and since the 1st display unit, the second address port of previous display unit connects the first address port of next display unit, the rest may be inferred is connected to n display unit step by step, wherein, n is not less than 1 integer, it is characterized in that:
The data-in port of each display unit receives the instruction that described controller sends, and according to described instruction, its first address port and the second address port is carried out to the setting of port input-output characteristic;
When described instruction arranges described the first address port and the second address port is respectively input port and output port, described address date is started to described n the display unit transmission row address configuration of going forward side by side from described the 1st display unit;
When described instruction arranges described the first address port and the second address port is respectively output port and input port, described address date is started to described the 1st the display unit transmission row address configuration of going forward side by side from described n display unit.
6. display system in parallel as claimed in claim 5, is characterized in that, described address date is started to transmit to described n display unit the row address configuration of going forward side by side from described the 1st display unit and be specially:
From described the 1st display unit, each display unit intercepts the row address configuration of going forward side by side of corresponding address date bag from arrive the address date of its first address port, and the address date after intercepting is transferred to next display unit by its second address port, each display unit is carried out to address configuration until described n display unit with this.
7. display system as claimed in claim 5, is characterized in that, described address date is started to transmit to described the 1st display unit the row address configuration of going forward side by side from described n display unit and be specially:
From described n display unit, each display unit intercepts the row address configuration of going forward side by side of corresponding address date bag from arrive the address date of its second address port, and the address date after intercepting is transferred to next display unit by its first address port, with this, each display unit is carried out to address configuration until described the 1st display unit.
8. the display system in parallel as described in claim 5,6 or 7, it is characterized in that, each described display unit comprises the first input buffer, the first output buffer, the second input buffer, the second output buffer, address configuration unit and instruction decode unit, wherein
The input of described the first input buffer is connected with the output of described the first output buffer and as described the first address port, and the input of described the second input buffer is connected with the output of described the second output buffer and as described the second address port;
The output of the output of described the first input buffer and the second input buffer is connected with the input of described address configuration unit, and the input of the input of the first output buffer and the second output buffer is connected with the output of described address configuration unit;
Described address configuration unit is used for the address date of input to carry out address configuration, and the address date configuring is outputed to described the first output buffer or the second output buffer;
Described instruction decode unit, there is described data-in port, be used for receiving described instruction, after decoding according to described instruction, control described the first input buffer and described the second output buffer is worked simultaneously, or control described the first output buffer and described the second input buffer is worked simultaneously.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201410178752.7A CN103945018B (en) | 2014-04-29 | 2014-04-29 | Display system and its bi-directional address collocation method in parallel |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201410178752.7A CN103945018B (en) | 2014-04-29 | 2014-04-29 | Display system and its bi-directional address collocation method in parallel |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN103945018A true CN103945018A (en) | 2014-07-23 |
| CN103945018B CN103945018B (en) | 2017-12-01 |
Family
ID=51192498
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201410178752.7A Active CN103945018B (en) | 2014-04-29 | 2014-04-29 | Display system and its bi-directional address collocation method in parallel |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN103945018B (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104464617A (en) * | 2014-10-30 | 2015-03-25 | 深圳市明微电子股份有限公司 | Parallel display system and display devices thereof |
| CN108834268A (en) * | 2018-08-29 | 2018-11-16 | 深圳智芯半导体科技有限公司 | A kind of method of landscape lamp system and its multiplexed port |
Citations (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1655081A (en) * | 2004-02-10 | 2005-08-17 | 上海新时达电气有限公司 | Allocator for automatically allocating address to serial bus device and method for controlling the same |
| US20070156935A1 (en) * | 2006-01-03 | 2007-07-05 | Ellison Brandon J | Address translation device |
| CN101047791A (en) * | 2006-03-29 | 2007-10-03 | 株式会社日立国际电气 | Bidirectional signal transmission system |
| WO2007112019A2 (en) * | 2006-03-23 | 2007-10-04 | One Laptop Per Child Association, Inc. | Artifact-free transitions between dual display controllers |
| CN101271443A (en) * | 2007-03-20 | 2008-09-24 | 盛群半导体股份有限公司 | Handshaking type two-wire serial communication interface and method |
| CN101399854A (en) * | 2007-09-30 | 2009-04-01 | 杭州士兰微电子股份有限公司 | Method for dynamically configuring address and system thereof |
| CN102255978A (en) * | 2010-05-20 | 2011-11-23 | 凹凸电子（武汉）有限公司 | Address configuration device, method and system |
| CN102340909A (en) * | 2010-07-23 | 2012-02-01 | 聚积科技股份有限公司 | Serial controller and serial bidirectional controller |
| CN103607481A (en) * | 2013-11-22 | 2014-02-26 | 深圳市明微电子股份有限公司 | Address configuration method and device in parallel display control system |
-
2014
- 2014-04-29 CN CN201410178752.7A patent/CN103945018B/en active Active
Patent Citations (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1655081A (en) * | 2004-02-10 | 2005-08-17 | 上海新时达电气有限公司 | Allocator for automatically allocating address to serial bus device and method for controlling the same |
| US20070156935A1 (en) * | 2006-01-03 | 2007-07-05 | Ellison Brandon J | Address translation device |
| WO2007112019A2 (en) * | 2006-03-23 | 2007-10-04 | One Laptop Per Child Association, Inc. | Artifact-free transitions between dual display controllers |
| CN101047791A (en) * | 2006-03-29 | 2007-10-03 | 株式会社日立国际电气 | Bidirectional signal transmission system |
| CN101271443A (en) * | 2007-03-20 | 2008-09-24 | 盛群半导体股份有限公司 | Handshaking type two-wire serial communication interface and method |
| CN101399854A (en) * | 2007-09-30 | 2009-04-01 | 杭州士兰微电子股份有限公司 | Method for dynamically configuring address and system thereof |
| CN102255978A (en) * | 2010-05-20 | 2011-11-23 | 凹凸电子（武汉）有限公司 | Address configuration device, method and system |
| CN102340909A (en) * | 2010-07-23 | 2012-02-01 | 聚积科技股份有限公司 | Serial controller and serial bidirectional controller |
| CN103607481A (en) * | 2013-11-22 | 2014-02-26 | 深圳市明微电子股份有限公司 | Address configuration method and device in parallel display control system |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104464617A (en) * | 2014-10-30 | 2015-03-25 | 深圳市明微电子股份有限公司 | Parallel display system and display devices thereof |
| CN104464617B (en) * | 2014-10-30 | 2017-05-24 | 深圳市明微电子股份有限公司 | Parallel display system and display devices thereof |
| CN108834268A (en) * | 2018-08-29 | 2018-11-16 | 深圳智芯半导体科技有限公司 | A kind of method of landscape lamp system and its multiplexed port |
Also Published As
| Publication number | Publication date |
|---|---|
| CN103945018B (en) | 2017-12-01 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN104464617B (en) | Parallel display system and display devices thereof | |
| CN101882125B (en) | Serial communication interface time sharing multiplex device based on programmable logic controller | |
| CN101794152B (en) | Embedded controller with LVDS serial interface and control method thereof | |
| TW200739358A (en) | Memory controller with bi-directional buffer for achieving high speed capability and related method thereof | |
| CN102801744A (en) | Communication bus protocol and system comprising same | |
| TW201717033A (en) | SPI interface with less-than-8-bit bytes and variable packet size | |
| CN103916488A (en) | Method and device for bidirectional address configuration of parallel display control system | |
| CN104066239B (en) | A kind of two-way series display driving system and display device | |
| CN103945018A (en) | Parallel display system and bi-directional address configuration method thereof | |
| CN103607481A (en) | Address configuration method and device in parallel display control system | |
| CN209962605U (en) | LED display screen and display system | |
| US11947475B2 (en) | Synchronized processing of process data and delayed transmission | |
| US20120044941A1 (en) | Data transmission system, data transmission method, and data transmission device | |
| US8578077B2 (en) | Group master communication system and method for serially transmitting data in automation systems | |
| CN102508797B (en) | Flash memory control expanding module, controller, storage system and data transmission method thereof | |
| CN205283576U (en) | Serial communication equipment and serial communication system | |
| CN110034768A (en) | The delay buffer circuit of adaptable time shift | |
| CN205249496U (en) | Wireless communication terminal | |
| US9626734B2 (en) | Display driver and image signal processing system including the same | |
| US10353846B2 (en) | Communication system with train bus architecture | |
| CN103474029B (en) | Led display system and control method thereof | |
| RU75071U1 (en) | MODULE CONTROLLER OF PROCESSING TEAMS OF A MANAGED OBJECT OR THEIR IMITATION | |
| CN204595845U (en) | A kind of one-way communication control device based on dual-wire bus | |
| CN104717440A (en) | LED transmitting card cascade interface | |
| KR20140114103A (en) | Method for initializing expended modules in Programmable Logic Controller system |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |