CN103945018B - Display system and its bi-directional address collocation method in parallel - Google Patents

Display system and its bi-directional address collocation method in parallel Download PDF

Info

Publication number
CN103945018B
CN103945018B CN201410178752.7A CN201410178752A CN103945018B CN 103945018 B CN103945018 B CN 103945018B CN 201410178752 A CN201410178752 A CN 201410178752A CN 103945018 B CN103945018 B CN 103945018B
Authority
CN
China
Prior art keywords
address
display device
port
input
output
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201410178752.7A
Other languages
Chinese (zh)
Other versions
CN103945018A (en
Inventor
符传汇
胡富斌
杨亚吉
李照华
戴文芳
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shenzhen Mingwei Electronic Co Ltd
Original Assignee
Shenzhen Mingwei Electronic Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shenzhen Mingwei Electronic Co Ltd filed Critical Shenzhen Mingwei Electronic Co Ltd
Priority to CN201410178752.7A priority Critical patent/CN103945018B/en
Publication of CN103945018A publication Critical patent/CN103945018A/en
Application granted granted Critical
Publication of CN103945018B publication Critical patent/CN103945018B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Landscapes

  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)
  • Controls And Circuits For Display Device (AREA)

Abstract

A kind of display system in parallel and its bi-directional address collocation method, this method carries out port input-output characteristic setting according to the instruction to its first address port and the second address port, when the first address port of the 1st display device receives the address date that the controller of display system is sent, since the 1st display device, address configuration is carried out to each display device in display system until n-th of display device according to the order being connected in series step by step;It is on the contrary, when the second address port of n-th of display device receives the address date that controller is sent, since n-th of display device, address configuration is carried out to each display device in display system until the 1st display device according to the opposite direction of the above-mentioned order being connected in series step by step, it is achieved thereby that bi-directional address configures, the flexibility of address configuration is improved.

Description

Display system and its bi-directional address collocation method in parallel
Technical field
The invention belongs to light fixture control technology field, more particularly to a kind of display system in parallel and its bi-directional address configuration side Method.
Background technology
Parallel display control system is as shown in figure 1, the data input of all display devices in parallel display control system Port Sin is the data-out port for being connected in parallel in controller, and each display device receives identical display data stream.In order to Each display device is obtained the display data needed for it from identical data flow to drive lamp luminescence, then need pair Each display device is numbered, as address configuration.When parallel display control system carries out lighting effects display, Mei Gexian Showing device takes out corresponding display data to drive light fixture to carry out corresponding light according to its address information from display data stream Effect is shown.
At present, for the address configuration mode of the display device in parallel display control system, due to traditional to stir Switch needs to consume substantial amounts of manpower to the mode that each display device is configured one by one when Practical Project is implemented and safeguards With the excessive time, operating efficiency is low, and hinders promoting the use of for parallel display control system, so prior art provides By using special address date port, multiple display devices are connected with aobvious to parallel connection step by step by its address date port Show multiple display devices in control system realize automatic address configure, substantially increase parallel display control system installation and Maintenance efficiency.But the automatic address configuration mode that prior art is provided can only realize unidirectional address configuration, as shown in Fig. 2 The display data port Sin of display device is connected with parallel way, and address date port is connected in series step by step, i.e., previous display The address date output port Dout of device connects the address date input port Din of the latter display device, when entering row address During configuration, address date is first passed to display device 1, and display device 1 generates address date after obtaining its corresponding address date, then Display device 2 is transferred to, address configuration can only be along display device 1, display device 2, display device 3 up to display device n's Order is carried out, and thus can not enter fashionable to realize automatic address from display device n address date output port in address date Configuration, so as to reduce the flexibility of the address configuration of parallel display control system.Therefore, prior art presence can not be to parallel connection Display device in display control program realizes the problem of bi-directional address configuration.
The content of the invention
It is an object of the invention to provide a kind of bi-directional address collocation method of display system, it is intended to solves prior art institute Existing the problem of bi-directional address configuration can not be realized to the display device in display system.
The present invention is achieved in that a kind of bi-directional address collocation method of display system, and the display system includes control Device processed and at least one display device, each display device have the first address port, the second address port and data defeated Inbound port, first address port and second address port are used to transmit address date, the data-in port with The data-out port connection of the controller, the display device are then parallel to the controller when being multiple, and from the 1st Display device starts, and the second address port of previous display device connects the first address port of next display device, according to This analogizes is connected to n-th of display device step by step, wherein, n is integer not less than 1, the bi-directional address collocation method Including:
The data-in port of each display device receives the instruction that the controller is sent, according to the instruction to its One address port and the second address port carry out port input-output characteristic setting;
When the instruction sets first address port and the second address port is respectively input port and output port, The address date is then transmitted into row address configuration of going forward side by side since the 1st display device to n-th of display device;
When the instruction sets first address port and the second address port is respectively output port and input port, The address date is then transmitted into row address configuration of going forward side by side since n-th of display device to the 1st display device.
Another object of the present invention, which also resides in, provides a kind of display system, and the display system includes controller and at least one Individual display device, each display device have the first address port, the second address port and a data-in port, and described the One address port and second address port are used to transmit address date, the number of the data-in port and the controller Being connected according to output port, the display device is then parallel to the controller when being multiple, and since the 1st display device, Second address port of previous display device connects the first address port of next display device, and the rest may be inferred connects step by step N-th of display device is connected to, wherein, n is the integer not less than 1,
The data-in port of each display device receives the instruction that the controller is sent, according to the instruction to its One address port and the second address port carry out port input-output characteristic setting;
When the instruction sets first address port and the second address port is respectively input port and output port, The address date is then transmitted into row address configuration of going forward side by side since the 1st display device to n-th of display device;
When the instruction sets first address port and the second address port is respectively output port and input port, The address date is then transmitted into row address configuration of going forward side by side since n-th of display device to the 1st display device.
Display system and its bi-directional address collocation method set the transmission direction of address date by instructing, along number of addresses According to transmission direction, send to the next address configuration data port of series connection with it, so that next address configuration data end Mouth completes address configuration., both can be from the front end of display system in parallel so when carrying out address configuration to display system in parallel Automatic address configuration is carried out, automatic address configuration can also be carried out from the rear end of display system in parallel, built so as to improve engineering If the flexibility with address configuration in engineering maintenance.
Brief description of the drawings
Fig. 1 is the schematic diagram for the display system that background technology is related to;
Fig. 2 is the schematic diagram for the display system that can realize unidirectional address configuration that background technology is related to;
Fig. 3 is the structural representation of display system provided in an embodiment of the present invention;
Fig. 4 is the implementation process figure of the bi-directional address collocation method of the display system shown in Fig. 3;
Fig. 5 is the exemplary construction schematic diagram of display system provided in an embodiment of the present invention;
Fig. 6 is another exemplary construction schematic diagram of display system provided in an embodiment of the present invention;
Fig. 7 is the function structure chart of the bi-directional address configuration device of display system provided in an embodiment of the present invention.
Embodiment
In order to make the purpose , technical scheme and advantage of the present invention be clearer, it is right below in conjunction with drawings and Examples The present invention is further elaborated.It should be appreciated that the specific embodiments described herein are merely illustrative of the present invention, and It is not used in the restriction present invention.
As shown in figure 3, display system provided in an embodiment of the present invention includes controller 100 and at least one(One or more It is individual)Display device(X1~Xn), each display device has the first address port A, the second address port B and data-in port Sin, the first address port A and the second address port B are used to transmit address date, the data-in port Sin of display device with The data-out port connection of controller 100, instruction and/or display data, display device for receiving controller output are It is the data-out port for being connected in parallel in controller 100 when multiple, and since the 1st display device X1, it is previous aobvious Showing device X1 the second address port B connects the first address port A of the latter display device, such as the second of display device X1 Location port B connection display devices X2 the first address port A, the rest may be inferred is connected to n-th display device Xn, n step by step For the integer not less than 1.
The bi-directional address collocation method of display system provided in an embodiment of the present invention is as shown in figure 4, it comprises the following steps:
S1. the data-in port of each display device receives the instruction that the controller 100 is sent, according to the instruction Port input-output characteristic setting is carried out to its first address port A and the second address port B.Specifically, to its first address Port A and the second address port B carry out port input-output characteristic setting, are the transmission direction for setting address date, can be with It is to be transmitted from the 1st display device X1 to n-th of display device Xn, can also transmits in the opposite direction.The data of controller 100 Output port can also send display data, display device in addition to it can send above-mentioned instruction(X1~Xn)Data input When port Sin receives display data, then corresponding effect is shown.
S2. it is respectively input port and output end when the instruction sets the first address port A and the second address port B Mouthful, then the address date is transmitted since the 1st display device X1 to n-th of display device Xn and carry out ground Location configures;
S3. it is respectively output port and input when the instruction sets the first address port A and the second address port B Mouthful, then the address date is transmitted since n-th of display device Xn to the 1st display device X1 and carry out ground Location configures.
Further, in step s 2, by the address date since the 1st display device X1 to described n-th Individual display device Xn transmits row address configuration of going forward side by side:When display device is multiple, X1~Xn, from described 1st display Device X1 starts, each display device(X1~Xn)Intercepted accordingly from the address date for reaching its first address port A Location packet is gone forward side by side row address configuration, sequentially generates the address date after interception, and by the address date after interception by its Double-address port B is transmitted to next display device of series connection with it, with this to each display device(X1~Xn)Enter row address Configuration is until n-th of display device Xn.
With reference to figure 5, it is assumed that n 4, then when the display device in display system carries out address configuration, according to above-mentioned step Rapid S1, the output order of controller 100 is first passed through to display device(X1~Xn)Carry out instruction setting.If the transmission of address date Direction is the first ground that address date is then added in the 1st display device X1 from the first address port A to the second address port B Location port A, the configuration of address is from the 1st display device X1 to the 4th display device X4.1st display device X1 intercepts phase The address date answered carries out address configuration, and then the address date after generation interception exports via the second address port B of itself To the 2nd display device X2.And so on, address date is respectively by the 2nd display device X2 the first address port A, the 2nd Individual display device X2 the second address port B, the 3rd display device X3 the first address port A, the 3rd display device X3 Second address port B, the 4th display device X4 the first address port A, the 4th display device X4 the second address port B. So as to according to the order being connected in series step by step from the 1st display device X1 to the 4th display device X4, realize successively to the 1st Individual display device X1 to the 4th display device X4 carries out address configuration.In the present embodiment, controller 100 can be positioned close to 1st display device X1 side, to improve the flexibility of address configuration in engineering construction and engineering maintenance.
In step s3, by the address date since n-th of display device Xn to the 1st display device X1 transmits row address configuration of going forward side by side:When display device is multiple, X1~Xn, since n-th of display device Xn, Each display device(X1~Xn)Corresponding address date bag is intercepted from the address date for reaching its second address port B to go forward side by side Row address configures, and sequentially generates the address date after interception, and the address date after interception is passed by its first address port A Next display device of series connection with it is transported to, with this to each display device(X1~Xn)Address configuration is carried out until described the 1 display device X1.
With reference to figure 6, it is assumed that n 4, then when the display device in display system carries out address configuration, according to above-mentioned step Rapid S1, the output order of controller 100 is first passed through to display device(X1~Xn)Carry out instruction setting.If the transmission of address date Direction is the second ground that address date is then added in the 4th display device X4 from the second address port B to the first address port A Location port B, the configuration of address is from the 4th display device X4 to the 1st display device X1.4th display device X4 intercepts phase The address date answered carries out address configuration, and then the address date after generation interception exports via the first address port A of itself To the 3rd display device X3.And so on, address date is respectively by the 3rd display device X3 the second address port B, the 3rd Individual display device X3 the first address port A, the 2nd display device X2 the second address port B, the 2nd display device X2 First address port A, the 1st display device X1 the second address port B, the 1st display device X1 the first address port A. So as to according to the order being connected in series step by step from the 4th display device X4 to the 1st display device X1, realize successively to the 4th Individual display device X4 to the 1st display device X1 carries out address configuration.In the present embodiment, controller 100 can be positioned close to 4th display device X4 side, to improve the flexibility of address configuration in engineering construction and engineering maintenance.With reference to figure 3, control Device 100 can also be all being configured close to the 1st display device X1 and the 4th display device X4 both sides, can select it during application In one.
With reference to figure 7, in one embodiment, each display device includes the first input buffer 11, first output buffering Device 13, the second input buffer 12, the second output buffer 14, address configuration unit 15 and instruction decoding unit 16.
The input of first input buffer 11 is connected with the output end of first output buffer 13 and conduct The first address port A, the output end of the input of second input buffer 12 and second output buffer 14 It is connected and is used as the second address port B;The output end of first input buffer 11 and the second input buffer 12 Output end is connected with the input of the address configuration unit 15, the input of the first output buffer 13 and the second output buffering The input of device 14 is connected with the output end of the address configuration unit 15.
The address configuration unit 15 is used to the address date of input carrying out address configuration, and the number of addresses that will be configured According to the output buffer 14 of the first output buffer 13 or second is output to, institute is output to specifically by transmitting element 17 State the first output buffer 13 or the second output buffer 14.Intercept successively in address date and reach its address date end at first Mouthful(First address port A or the second address port B)Address date bag carry out address configuration, sequentially generate interception after address Data.
The instruction decoding unit 16, there is the data-in port, for receiving the instruction, according to the instruction Decoded, the enable signals such as ENA, ENA_B, ENB, ENB_B can be decoded, control the first address port A and the second ground respectively Location port B input-output characteristic, that is, control first input buffer 11 and second output buffer 14 work simultaneously Make(Now the first address port A be input port, the second address port B be output port), or control first output slow Rush device 13 and second input buffer 12 while work(Now the first address port A is output port, the second address port B is input port).
More specifically, if the first address port A is set to input port by instruction, the second address port B is set to output end Mouthful, then the address date for selecting the first input buffer 11 to input is sent at address configuration unit 15 as input data Reason;Output data is output to the second address port by the second output buffer 14 that enable signal ENB_B and ENB enable its control B;First output buffer 13 of enable signal ENA and ENA_B control is in high-impedance state.
If the first address port of bidirectional end A is set to output port by instruction, the second address port B is set to input port, The address date for then selecting the second input buffer 12 to input is sent to address configuration unit 15 as input data and handled;Make Second output buffer 14 of energy signal ENB_B and ENB control is in high-impedance state;ENA and ENA_B enables the first of its control Output data is output to the first address port A by output buffer 13.
In addition, additionally providing a kind of display system, the display system includes controller and at least one display device, often The individual display device has the first address port, the second address port and a data-in port, first address port and Second address port is used to transmit address date, and the data-out port of the data-in port and the controller connects Connecing, the display device is then parallel to the controller when being multiple, and since the 1st display device, previous display dress The second address port put connects the first address port of next display device, and the rest may be inferred is connected to n-th step by step Display device, wherein, n is the integer not less than 1.
The data-in port of each display device receives the instruction that the controller is sent, according to the instruction to its One address port and the second address port carry out port input-output characteristic setting;
When the instruction sets first address port and the second address port is respectively input port and output port, The address date is then transmitted into row address configuration of going forward side by side since the 1st display device to n-th of display device;
When the instruction sets first address port and the second address port is respectively output port and input port, The address date is then transmitted into row address configuration of going forward side by side since n-th of display device to the 1st display device.
Further, the address date is transmitted since the 1st display device to n-th of display device Row address of going forward side by side configures:
Since the 1st display device, each display device is from the address date for reaching its first address port Intercept corresponding address date bag go forward side by side row address configuration, and by the address date after interception pass through its second address port transmit To next display device, address configuration is carried out until n-th of display device to each display device with this.
Further, the address date is transmitted since n-th of display device to the 1st display device Row address of going forward side by side configures:
Since n-th of display device, each display device is from the address date for reaching its second address port Intercept corresponding address date bag go forward side by side row address configuration, and by the address date after interception pass through its first address port transmit To next display device, address configuration is carried out until the 1st display device to each display device with this.
Further, each display device is slow including the first input buffer, the first output buffer, the second input Device, the second output buffer, address configuration unit and instruction decoding unit are rushed, wherein,
The input of first input buffer is connected with the output end of first output buffer and described in being used as First address port, the input of second input buffer is connected with the output end of second output buffer and conduct Second address port;
The output end of first input buffer and the output end of the second input buffer and the address configuration unit Input connection, input and the address configuration unit of the input of the first output buffer and the second output buffer Output end connection;
The address configuration unit is used to the address date of input carrying out address configuration, and the address date that will be configured It is output to first output buffer or the second output buffer;
The instruction decoding unit, there is the data-in port, for receiving the instruction, according to it is described instruct into First input buffer and second output buffer are controlled after row decoding while are worked, or control first output Buffer and second input buffer work simultaneously.
Display system sets the transmission direction of address date by instructing, and along the transmission direction of address date, sends extremely The next address configuration data port of series connection with it, so that address configuration is completed in next address configuration data port.So When carrying out address configuration to display system in parallel, both automatic address configuration can be carried out from the front end of display system in parallel, Automatic address configuration can be carried out from the rear end of display system in parallel, matched somebody with somebody so as to improve address in engineering construction and engineering maintenance The flexibility put.
The foregoing is merely illustrative of the preferred embodiments of the present invention, is not intended to limit the invention, all essences in the present invention All any modification, equivalent and improvement made within refreshing and principle etc., should be included in the scope of the protection.

Claims (8)

1. a kind of bi-directional address collocation method of display system in parallel, the display system in parallel includes controller and at least one Display device, each display device have the first address port, the second address port and instruction decoding unit, the instruction Decoding unit has data-in port, and first address port and second address port are used to transmit address date, The data-in port is connected with the data-out port of the controller, the display device for it is multiple when be then parallel to institute Controller is stated, and since the 1st display device, the second address port of previous display device connects next display device The first address port, the rest may be inferred is connected to n-th of display device step by step, wherein, n is integer not less than 1, and it is special Sign is that the bi-directional address collocation method includes:
The instruction decoding unit of each display device receives the instruction that the controller is sent and decoded Instruction afterwards, it is special that port input and output are carried out to its first address port and the second address port according to the decoded instruction Property set, the purpose that the port input-output characteristic is set is to set the transmission direction of address date;
It is respectively input port and output port when the instruction sets first address port and the second address port, then will The address date transmits row address configuration of going forward side by side since the 1st display device to n-th of display device;
It is respectively output port and input port when the instruction sets first address port and the second address port, then will The address date transmits row address configuration of going forward side by side since n-th of display device to the 1st display device.
2. bi-directional address collocation method as claimed in claim 1, it is characterised in that by the address date from described 1st Display device starts to transmit row address of going forward side by side to n-th of display device and configure:
Since the 1st display device, each display device intercepts from the address date for reaching its first address port Corresponding address date bag is gone forward side by side row address configuration, and the address date after interception is transmitted under by its second address port One display device, address configuration is carried out until n-th of display device to each display device with this.
3. bi-directional address collocation method as claimed in claim 1, it is characterised in that by the address date from described n-th Display device starts to transmit row address of going forward side by side to the 1st display device and configure:
Since n-th of display device, each display device intercepts from the address date for reaching its second address port Corresponding address date bag is gone forward side by side row address configuration, and the address date after interception is transmitted under by its first address port One display device, address configuration is carried out until the 1st display device to each display device with this.
4. the bi-directional address collocation method as described in claim 1,2 or 3, it is characterised in that each display device includes First input buffer, the first output buffer, the second input buffer, the second output buffer and address configuration unit, its In,
The input of first input buffer is connected with the output end of first output buffer and is used as described first Address port, the input of second input buffer are connected with the output end of second output buffer and described in being used as Second address port;
The output end of first input buffer and the output end of the second input buffer are defeated with the address configuration unit Enter end connection, the input of the input of the first output buffer and the second output buffer is defeated with the address configuration unit Go out end connection;
The address configuration unit is used to the address date of input carrying out address configuration, and the address date configured is exported To first output buffer or the second output buffer;
The instruction decoding unit, there is the data-in port, for receiving the instruction, solved according to the instruction First input buffer and second output buffer are controlled after code while are worked, or control the first output buffering Device and second input buffer work simultaneously.
5. a kind of display system in parallel, the display system in parallel includes controller and at least one display device, each described Display device has the first address port, the second address port and instruction decoding unit, and the instruction decoding unit has data Input port, first address port and second address port are used to transmit address date, the data-in port Be connected with the data-out port of the controller, the display device for it is multiple when be then parallel to the controller, and from the 1st Individual display device starts, and the second address port of previous display device connects the first address port of next display device, The rest may be inferred is connected to n-th of display device step by step, wherein, n is the integer not less than 1, it is characterised in that:
The instruction decoding unit of each display device receives the instruction that the controller is sent and decoded Instruction afterwards, it is special that port input and output are carried out to its first address port and the second address port according to the decoded instruction Property set, the purpose that the port input-output characteristic is set is to set the transmission direction of address date;
It is respectively input port and output port when the instruction sets first address port and the second address port, then will The address date transmits row address configuration of going forward side by side since the 1st display device to n-th of display device;
It is respectively output port and input port when the instruction sets first address port and the second address port, then will The address date transmits row address configuration of going forward side by side since n-th of display device to the 1st display device.
6. display system in parallel as claimed in claim 5, it is characterised in that show the address date from described 1st Device starts to transmit row address of going forward side by side to n-th of display device and configure:
Since the 1st display device, each display device intercepts from the address date for reaching its first address port Corresponding address date bag is gone forward side by side row address configuration, and the address date after interception is transmitted under by its second address port One display device, address configuration is carried out until n-th of display device to each display device with this.
7. display system as claimed in claim 5, it is characterised in that by the address date from n-th of display device Start to transmit row address of going forward side by side to the 1st display device and configure and be specially:
Since n-th of display device, each display device intercepts from the address date for reaching its second address port Corresponding address date bag is gone forward side by side row address configuration, and the address date after interception is transmitted under by its first address port One display device, address configuration is carried out until the 1st display device to each display device with this.
8. the display system in parallel as described in claim 5,6 or 7, it is characterised in that each display device includes first Input buffer, the first output buffer, the second input buffer, the second output buffer and address configuration unit, wherein,
The input of first input buffer is connected with the output end of first output buffer and is used as described first Address port, the input of second input buffer are connected with the output end of second output buffer and described in being used as Second address port;
The output end of first input buffer and the output end of the second input buffer are defeated with the address configuration unit Enter end connection, the input of the input of the first output buffer and the second output buffer is defeated with the address configuration unit Go out end connection;
The address configuration unit is used to the address date of input carrying out address configuration, and the address date configured is exported To first output buffer or the second output buffer;
The instruction decoding unit, there is the data-in port, for receiving the instruction, solved according to the instruction First input buffer and second output buffer are controlled after code while are worked, or control the first output buffering Device and second input buffer work simultaneously.
CN201410178752.7A 2014-04-29 2014-04-29 Display system and its bi-directional address collocation method in parallel Active CN103945018B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201410178752.7A CN103945018B (en) 2014-04-29 2014-04-29 Display system and its bi-directional address collocation method in parallel

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201410178752.7A CN103945018B (en) 2014-04-29 2014-04-29 Display system and its bi-directional address collocation method in parallel

Publications (2)

Publication Number Publication Date
CN103945018A CN103945018A (en) 2014-07-23
CN103945018B true CN103945018B (en) 2017-12-01

Family

ID=51192498

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201410178752.7A Active CN103945018B (en) 2014-04-29 2014-04-29 Display system and its bi-directional address collocation method in parallel

Country Status (1)

Country Link
CN (1) CN103945018B (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104464617B (en) * 2014-10-30 2017-05-24 深圳市明微电子股份有限公司 Parallel display system and display devices thereof
CN108834268B (en) * 2018-08-29 2020-06-02 深圳智芯半导体科技有限公司 Landscape lamp system and port multiplexing method thereof

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN100485644C (en) * 2004-02-10 2009-05-06 上海新时达电气股份有限公司 Allocator for automatically allocating address to serial bus device and method for controlling the same
US7444453B2 (en) * 2006-01-03 2008-10-28 International Business Machines Corporation Address translation device
WO2007112019A2 (en) * 2006-03-23 2007-10-04 One Laptop Per Child Association, Inc. Artifact-free transitions between dual display controllers
US20070230542A1 (en) * 2006-03-29 2007-10-04 Noriyasu Okada Bidirectional signal transmission system
CN100593778C (en) * 2007-03-20 2010-03-10 盛群半导体股份有限公司 Handshaking type two-wire serial communication method
CN101399854A (en) * 2007-09-30 2009-04-01 杭州士兰微电子股份有限公司 Method for dynamically configuring address and system thereof
CN102255978B (en) * 2010-05-20 2014-08-13 凹凸电子(武汉)有限公司 Address configuration device, method and system
CN102340909B (en) * 2010-07-23 2014-01-15 聚积科技股份有限公司 Serial controller and serial bidirectional controller
CN103607481A (en) * 2013-11-22 2014-02-26 深圳市明微电子股份有限公司 Address configuration method and device in parallel display control system

Also Published As

Publication number Publication date
CN103945018A (en) 2014-07-23

Similar Documents

Publication Publication Date Title
US9940869B2 (en) Internal clock signal control for display device, display driver and display device system
CN104735387B (en) Realize multichannel MIPI synchronization transfer methods and device
CN107710184B (en) SPI interface with bytes less than eight bits and variable packet size
SE9903803D0 (en) Method and apparatus for striping packets over parallel communication links
CN104464617B (en) Parallel display system and display devices thereof
CN201904945U (en) LED landscape lamp control system
CN102801744B (en) A kind of communication means and system
CN103945018B (en) Display system and its bi-directional address collocation method in parallel
GB2456098A (en) Memory system including a high speed serial buffer
CN103916488B (en) The bi-directional address collocation method and device of a kind of parallel display control system
JP2005124210A5 (en)
TW200739358A (en) Memory controller with bi-directional buffer for achieving high speed capability and related method thereof
CN101778219B (en) Device and method for synchronous working of plurality of camera heads
WO2014194752A1 (en) Method, apparatus and electronic device for data mapping
TW201421249A (en) USB super speed hub and associated traffic managing method
CN102027715B (en) Method and apparatus for repeating illumination information on a daisy chain bus structure
CN104066239B (en) A kind of two-way series display driving system and display device
US20120303843A1 (en) Variable depth buffer
CN101711076A (en) DMX512 communication link and method thereof
CN1875592A (en) Power savings in serial link transmitters
CN104283969A (en) Narrow-band wireless control network communication system and method
CN105099565A (en) Light emission system, light emission method, optical switching device and control method
CN104869344A (en) FPGA-based method and device for realizing COMMAND function of MIPI signal
CN102508797B (en) Flash memory control expanding module, controller, storage system and data transmission method thereof
CN104778936B (en) Method for achieving COMMAND function of MIPI signals in HSDT state based on FPGA

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant