CN103928331A - Metal oxide semiconductor (MOS) transistor forming method - Google Patents

Metal oxide semiconductor (MOS) transistor forming method Download PDF

Info

Publication number
CN103928331A
CN103928331A CN201310011744.9A CN201310011744A CN103928331A CN 103928331 A CN103928331 A CN 103928331A CN 201310011744 A CN201310011744 A CN 201310011744A CN 103928331 A CN103928331 A CN 103928331A
Authority
CN
China
Prior art keywords
dielectric layer
pseudo
mos transistor
formation method
hydrogen peroxide
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN201310011744.9A
Other languages
Chinese (zh)
Other versions
CN103928331B (en
Inventor
何永根
刘焕新
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Semiconductor Manufacturing International Shanghai Corp
Original Assignee
Semiconductor Manufacturing International Shanghai Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Semiconductor Manufacturing International Shanghai Corp filed Critical Semiconductor Manufacturing International Shanghai Corp
Priority to CN201310011744.9A priority Critical patent/CN103928331B/en
Publication of CN103928331A publication Critical patent/CN103928331A/en
Application granted granted Critical
Publication of CN103928331B publication Critical patent/CN103928331B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007Multistep manufacturing processes
    • H01L29/66075Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409Unipolar field-effect transistors
    • H01L29/66477Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66545Unipolar field-effect transistors with an insulated gate, i.e. MISFET using a dummy, i.e. replacement gate in a process wherein at least a part of the final gate is self aligned to the dummy gate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/423Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
    • H01L29/42312Gate electrodes for field effect devices
    • H01L29/42316Gate electrodes for field effect devices for field-effect transistors
    • H01L29/4232Gate electrodes for field effect devices for field-effect transistors with insulated gate
    • H01L29/42356Disposition, e.g. buried gate electrode
    • H01L29/4236Disposition, e.g. buried gate electrode within a trench, e.g. trench gate electrode, groove gate electrode
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3105After-treatment
    • H01L21/311Etching the insulating layers by chemical or physical means
    • H01L21/31105Etching inorganic layers
    • H01L21/31111Etching inorganic layers by chemical means

Abstract

An MOS transistor forming method comprises providing a semiconductor substrate; forming a dummy gate structure on the semiconductor substrate, and forming an interlayer dielectric layer on the semiconductor substrate on the two sides of the dummy gate structure, wherein the dummy gate structure comprises a dummy gate dielectric layer on the semiconductor substrate and a dummy gate on the dummy gate dielectric layer, and the upper surface of the dummy gate is flush with the upper surface of the interlayer dielectric layer; removing the dummy gate; removing the dummy gate dielectric layer through an ammonia, hydrogen peroxide and water mixed solution to form a groove; forming a gate structure in the groove, wherein the upper surface of the gate structure is flush with the upper surface of the interlayer dielectric layer. The MOS transistor formed by the method is good in performance and high in yield.

Description

The formation method of MOS transistor
Technical field
The present invention relates to technical field of manufacturing semiconductors, relate in particular to a kind of formation method of MOS transistor.
Background technology
Along with the development of semiconductor technology, the characteristic size of MOS transistor is constantly dwindled, in MOS transistor, the thickness of gate dielectric layer also thins down by the principle of scaled down, when the thickness of described gate dielectric layer is thinned to after certain degree, its integrity problem, especially with the puncturing of time correlation, hot carrier's effect, gate electrode in impurity to problems such as the diffusions of substrate, will have a strong impact on stability and the reliability of device.Now, silicon oxide layer has reached its physics limit as gate dielectric layer, utilize the gate dielectric layer replace oxygen SiClx gate dielectric layer of high k material, can in the situation that keeping equivalent oxide thickness (EOT) constant, greatly increase its physical thickness, thereby reduce grid leakage current.
When MOS transistor that existing technique comprises high k material gate dielectric layer in formation, mainly comprise the steps: with reference to figure 1, Semiconductor substrate 100 is provided, in described Semiconductor substrate 100, be formed with pseudo-grid structure and be positioned at the interlayer dielectric layer 108 in pseudo-grid structure semiconductor substrates on two sides 100, described pseudo-grid structure comprise the pseudo-gate dielectric layer 102 of the silica being positioned in Semiconductor substrate 100, be positioned at the pseudo-grid 104 of polysilicon on pseudo-gate dielectric layer 102 and be positioned at pseudo-gate dielectric layer 102 and pseudo-grid 104 sidewalls on side wall 106; With reference to figure 2, remove pseudo-grid 104 described in Fig. 1; With reference to figure 3, remove pseudo-gate dielectric layer 102 described in Fig. 2 by the hydrofluoric acid solution of dilution, form groove 110; With reference to figure 4, at the gate dielectric layer 112 of the high k material of the interior formation of groove 110 described in Fig. 3 be positioned at the metal gates 114 on gate dielectric layer 112.
But, in the time that detecting, the MOS transistor that above-mentioned technique is formed finds, and the MOS transistor that existing technique forms easily lost efficacy, and rate of finished products is low.
The formation method of more MOS transistor please refer to the U.S. Patent application that application number is US2008149982A1.
Summary of the invention
The problem that the present invention solves is to provide a kind of formation method of MOS transistor, improves performance and the rate of finished products of the MOS transistor that forms.
For addressing the above problem, the invention provides a kind of formation method of MOS transistor, comprising:
Semiconductor substrate is provided;
In described Semiconductor substrate, form pseudo-grid structure, and form interlayer dielectric layer in the Semiconductor substrate of pseudo-grid structure both sides, described pseudo-grid structure comprises the pseudo-gate dielectric layer being positioned in Semiconductor substrate and is positioned at the pseudo-grid on pseudo-gate dielectric layer, the upper surface of described pseudo-grid and the upper surface flush of described interlayer dielectric layer;
Remove described pseudo-grid;
Mixed solution by ammoniacal liquor, hydrogen peroxide and water is removed described pseudo-gate dielectric layer, forms groove;
In described groove, form grid structure, the upper surface of described grid structure and the upper surface flush of described interlayer dielectric layer.
Optionally, the temperature of the mixed solution of described ammoniacal liquor, hydrogen peroxide and water is 25 DEG C ~ 65 DEG C, and the volume ratio of ammoniacal liquor, hydrogen peroxide and water is 1:1 ~ 5:50 ~ 200.
Compared with prior art, technical solution of the present invention has the following advantages:
Mixed solution by ammoniacal liquor, hydrogen peroxide and water is removed described pseudo-gate dielectric layer, because the mixed solution of ammoniacal liquor, hydrogen peroxide and water is less to the etch rate of interlayer dielectric layer, in the pseudo-gate dielectric layer process of removal, can effectively avoid removing too much interlayer dielectric layer, and then in the forming process of grid structure, avoid at interlayer dielectric layer remained on surface metal material, prevent that the metal material that residues in dielectric layer surface from impacting the performance of MOS transistor, improved performance and the rate of finished products of the MOS transistor that forms.
Brief description of the drawings
Fig. 1 ~ Fig. 4 is the schematic diagram that forms MOS transistor in existing technique;
Fig. 5 is the schematic flow sheet of formation method one execution mode of MOS transistor of the present invention;
Fig. 6 ~ Figure 10 is the schematic diagram of formation method one embodiment of MOS transistor of the present invention;
Figure 11 is while removing by the mixed solution of ammoniacal liquor, hydrogen peroxide and water the silica forming by thermal oxidation technology, the graph of a relation of removal time and the silicon oxide thickness of removing;
Figure 12 is while removing by the mixed solution of ammoniacal liquor, hydrogen peroxide and water the silica forming by sub-aumospheric pressure cvd technique, the graph of a relation of removal time and the silicon oxide thickness of removing.
Embodiment
For above-mentioned purpose of the present invention, feature and advantage can be become apparent more, below in conjunction with accompanying drawing, the specific embodiment of the present invention is described in detail.
Set forth in the following description a lot of details so that fully understand the present invention, implemented but the present invention can also adopt other to be different from alternate manner described here, therefore the present invention is not subject to the restriction of following public specific embodiment.
Just as described in the background section, the MOS transistor that existing technique forms easily lost efficacy, rate of finished products is low.
Inventor finds through research, the MOS transistor that existing technique forms easily lost efficacy, rate of finished products is low is mainly caused by following reason: in Fig. 1, the material of the pseudo-gate dielectric layer 102 of MOS transistor and the material of interlayer dielectric layer 108 are silica, remove described pseudo-gate dielectric layer 102 simultaneously at the hydrofluoric acid solution by dilution, also can consume the interlayer dielectric layer 108 of segment thickness.But because the formation method of pseudo-gate dielectric layer 102 and interlayer dielectric layer 108 is different, the method that forms pseudo-gate dielectric layer 102 is thermal oxidation technology, the method that forms interlayer dielectric layer 108 is chemical vapor deposition method, the hydrofluoric acid solution of dilution is not identical to pseudo-gate dielectric layer 102 and interlayer dielectric layer 108 etch rates yet, and it is about 1:13 to pseudo-gate dielectric layer 102 and interlayer dielectric layer 108 etch rate ratios.Therefore, although the thinner thickness of pseudo-gate dielectric layer 102, but due to dilution hydrofluoric acid solution to the etch rate of interlayer dielectric layer 108 much larger than the etch rate to pseudo-gate dielectric layer 102, while causing removing pseudo-gate dielectric layer 102, can remove thicker interlayer dielectric layer 108, make the upper surface of interlayer dielectric layer 108 in Fig. 3 lower than the top of side wall 106.After pseudo-grid 104 and pseudo-gate dielectric layer 102 are removed, while forming in Fig. 4 gate dielectric layer 112 and metal gates 114, be used to form the metal material of metal gates 114 in filling up Fig. 3 further groove 110, also cover the interlayer dielectric layer 108 of side wall 106 tops and side wall 106 both sides.Follow-up by chemical mechanical milling tech planarization material material, form after metal gates 114, interlayer dielectric layer 108 surfaces that are positioned at side wall 106 both sides are also covered by metal material 116, have affected the insulating properties of interlayer dielectric layer 108, cause that formed MOS transistor lost efficacy, rate of finished products is low.
Further study discovery through inventor, the solution being formed by ammoniacal liquor, hydrogen peroxide and water to the etch rate of the interlayer dielectric layer forming by chemical vapor deposition method with the etch rate of the pseudo-gate dielectric layer forming by thermal oxidation technology is more or less the same, and due to the thinner thickness of pseudo-gate dielectric layer, the time of removing pseudo-gate dielectric layer is completely shorter, removes pseudo-gate dielectric layer little on the impact of interlayer dielectric layer.Forming in grid structure process, can effectively avoid interlayer dielectric layer to be covered by metal material, and then improve performance and the rate of finished products of the MOS transistor that forms.
Be elaborated below in conjunction with specific embodiment.
With reference to figure 5, be the schematic flow sheet of formation method one execution mode of MOS transistor of the present invention, comprising:
Step S1, provides Semiconductor substrate;
Step S2, in described Semiconductor substrate, form pseudo-grid structure, and form interlayer dielectric layer in the Semiconductor substrate of pseudo-grid structure both sides, described pseudo-grid structure comprises the pseudo-gate dielectric layer being positioned in Semiconductor substrate and is positioned at the pseudo-grid on pseudo-gate dielectric layer, the upper surface of described pseudo-grid and the upper surface flush of described interlayer dielectric layer;
Step S3, removes described pseudo-grid;
Step S4, removes described pseudo-gate dielectric layer by the mixed solution of ammoniacal liquor, hydrogen peroxide and water, forms groove;
Step S5, forms protective layer at described bottom portion of groove;
Step S6 forms gate dielectric layer on described protective layer;
Step S7 forms metal material on described gate dielectric layer and interlayer dielectric layer;
Step S8, carries out flatening process to described metal material, to exposing described interlayer dielectric layer, forms grid.
With reference to figure 6 ~ Figure 12, by specific embodiment, the formation method of MOS transistor of the present invention is described further.
With reference to figure 6, provide Semiconductor substrate 200.
In the present embodiment, the material of described Semiconductor substrate 200 is monocrystalline silicon, SiGe, silicon-carbon or III-V compounds of group (such as gallium arsenic, indium phosphide and gallium nitride etc.).In described Semiconductor substrate 200, be also formed with fleet plough groove isolation structure (not shown), adjacent active area is isolated mutually.In Semiconductor substrate 200, also have well region (not shown), in well region, the doping conduction type of ion is relevant with the type of formed MOS transistor.In the time that formed MOS transistor is nmos pass transistor, in well region, the conduction type of doping ion is P type, as boron ion, boron difluoride ion etc.In the time that formed MOS transistor is PMOS transistor, in well region, the conduction type of doping ion is N-type, as phosphonium ion, arsenic ion etc.
Continue with reference to figure 6, in described Semiconductor substrate 200, form pseudo-grid structure, and form interlayer dielectric layer 208 in the Semiconductor substrate 200 of pseudo-grid structure both sides, described pseudo-grid structure comprises the pseudo-gate dielectric layer 202 that is positioned in Semiconductor substrate 200, be positioned at pseudo-grid 204 on pseudo-gate dielectric layer 202 and be positioned at pseudo-gate dielectric layer 202 and pseudo-grid 204 sidewalls on side wall 206, the upper surface flush of the upper surface of described pseudo-grid 204 and described interlayer dielectric layer 208.
In the present embodiment, the material of described pseudo-gate dielectric layer 202 is silica, and the method that forms described pseudo-gate dielectric layer 202 is thermal oxidation technology.In the time of the pseudo-grid 204 of follow-up removal, pseudo-gate dielectric layer 202 can protect described Semiconductor substrate 200 to avoid damage.
Described side wall 206 can be single layer structure, can be also laminated construction.The material of side wall 206 can be one or more combinations of silicon nitride, silicon oxynitride or silica.The material of described pseudo-grid 204 can be polysilicon.
The material of described interlayer dielectric layer 208 is silica, and the method that forms described interlayer dielectric layer 208 is chemical vapor deposition method, as based on ozone (O 3) and the sub-aumospheric pressure cvd of tetraethoxysilane (Tetraethyl Orthosilicate, referred to as TEOS) (Sub-atmospheric Chemical Vapor Deposition is called for short SACVD) technique.
With reference to figure 7, remove pseudo-grid 204 described in Fig. 6.
In the present embodiment, the method for removing described pseudo-grid 204 is wet etching, and the solution of described wet etching can be ammoniacal liquor or tetramethyl hydroxylamine solution.For example, can adopt mass percent is that 2.38% tetramethyl hydroxylamine solution is removed described pseudo-grid 204.
In pseudo-grid 204 processes of removal, pseudo-gate dielectric layer 202 can effectively be protected the Semiconductor substrate 200 that is positioned at its below, avoids wet-etching technology to cause damage to the channel region of MOS transistor, improves the performance of the MOS transistor that forms.
With reference to figure 8, by ammoniacal liquor (NH 4oH), hydrogen peroxide (H 2o 2) and water (H 2o) mixed solution is removed pseudo-gate dielectric layer 202 described in Fig. 7, forms groove 210.
In the present embodiment, mixed solution (the Standard Cleaning-1 of ammoniacal liquor, hydrogen peroxide and water, referred to as SC1 solution) temperature be 25 DEG C ~ 65 DEG C, in the mixed solution of ammoniacal liquor, hydrogen peroxide and water, the volume ratio of ammoniacal liquor, hydrogen peroxide and water is 1: 1 ~ 5:50 ~ 200.Because the mixed solution of ammoniacal liquor, hydrogen peroxide and water is more or less the same to the etch rate of pseudo-gate dielectric layer 202 and interlayer dielectric layer 208, and due to the thinner thickness of pseudo-gate dielectric layer 202, the time of removing pseudo-gate dielectric layer 202 is completely shorter, the thickness that consumes interlayer dielectric layer 208 is also thinner, removes pseudo-gate dielectric layer 202 little on the impact of interlayer dielectric layer 208.
With reference to figure 9, form protective layer 212 in the bottom of groove 210 described in Fig. 8.
In the present embodiment, the material of described protective layer 212 is silica.The method that forms protective layer 212 is wet process oxidation technology; to form the silicon oxide film of thinner thickness; gate dielectric layer isolation by Semiconductor substrate 200 with follow-up formation, avoids metallic atom in gate dielectric layer to enter the channel region of MOS transistor, and then improves the performance of the MOS transistor that forms.
Concrete, the solution of described wet process oxidation technology can be ozone (O 3) the aqueous solution, in the aqueous solution of described ozone, the mass concentration of ozone is 30ppm ~ 80ppm, the time of wet process oxidation technology is 30s ~ 180s.The aqueous solution 30s ~ 180s that sprays the ozone that mass concentration is 30ppm ~ 80ppm to Fig. 8 further groove 210 bottoms, changes into silica by Semiconductor substrate 200 Surface Oxygens of groove 210 bottoms, forms protective layer 212.
The solution of described wet process oxidation technology also can be the mixed solution that temperature is ammoniacal liquor, hydrogen peroxide and the water of 25 DEG C ~ 65 DEG C, and in the mixed solution of ammoniacal liquor, hydrogen peroxide and water, the volume ratio of ammoniacal liquor, hydrogen peroxide and water is 1:1 ~ 5:50 ~ 200.
It is the 120 DEG C ~ sulfuric acid of 180 DEG C and the mixed solution of hydrogen peroxide that the solution of described wet process oxidation technology also can be temperature.Adopt the mixed solution of sulfuric acid and hydrogen peroxide to carry out dioxysulfate water cleaning (Sulfuric Peroxide Method, referred to as SPM), form described protective layer 212.In the mixed solution of sulfuric acid and hydrogen peroxide, the volume ratio of sulfuric acid and hydrogen peroxide is 2 ~ 5:1, and the time of wet process oxidation technology is 30s ~ 300s.
Continue with reference to figure 9, on described protective layer 212, form gate dielectric layer 214.
In the present embodiment, the material of described gate dielectric layer 214 is high k material, as one or more in hafnium oxide, zirconia, lanthana, aluminium oxide, titanium oxide, strontium titanates, aluminium oxide lanthanum, yittrium oxide, nitrogen hafnium oxide, nitrogen zirconia, nitrogen lanthana, aluminum oxynitride, titanium oxynitrides, nitrogen strontium oxide strontia titanium, nitrogen lanthana aluminium, yttrium oxynitride.The method that forms described gate dielectric layer 214 is chemical vapor deposition method or atom layer deposition process.In other embodiments, described gate dielectric layer 214 can also be other high k materials.
Continue with reference to figure 9, on described gate dielectric layer 214 and interlayer dielectric layer 208, form metal material 216a.
In the present embodiment, the material of described metal material 216a can be aluminium or tungsten, and the method that forms described metal material 216a can be physical gas-phase deposition.
With reference to Figure 10, to metal material described in Fig. 9,216a carries out flatening process, to exposing described interlayer dielectric layer 208, forms grid 216b.
In the present embodiment, described flatening process can be chemical mechanical milling tech.
It should be noted that, although in the time removing pseudo-gate dielectric layer 202, can remove the interlayer dielectric layer 208 of segment thickness, but because the time of the pseudo-gate dielectric layer 202 of removal is shorter, the thinner thickness of removing interlayer dielectric layer 208, in the time carrying out flatening process, the metal material 216a being positioned on interlayer dielectric layer 208 can be completely removed, can effectively avoid interlayer dielectric layer 208 to be covered by metal material 216a, better performances, the rate of finished products of the MOS transistor that forms are high.
With reference to Figure 11, be 65 DEG C for adopting temperature, when the mixed solution that the volume ratio of ammoniacal liquor, hydrogen peroxide and water is 1:2:100 is removed the silica forming by thermal oxidation technology, the graph of a relation of removal time and the silicon oxide thickness of removing.As shown in Figure 11, in the time that the removal time is 5 minutes, 10 minutes and 15 minutes, the thickness of the silica of removing is 4.3 dusts, 6.2 dusts and 9.0 dusts, the removal time is similar to and meets Figure 11 cathetus 301 with the thickness of the silica of removing, the slope of straight line 301 is 0.472, and the removal speed of silica is that 0.472 dust is per minute.
With reference to Figure 12, it is 65 DEG C for adopting temperature, the volume ratio of ammoniacal liquor, hydrogen peroxide and water is the mixed solution of 1:2:100 while removing the silica that the sub-aumospheric pressure cvd technique based on ozone and tetraethoxysilane forms, the graph of a relation of removal time and the silicon oxide thickness of removing.As shown in Figure 12, in the time that the removal time is 5 minutes, 10 minutes, 15 minutes, the thickness of removing silica is 5.37 dusts, 10.50 dusts and 17.68 dusts, the removal time is similar to and meets Figure 12 cathetus 303 with the thickness of the silica of removing, the slope of straight line 303 is 1.231, and the removal speed of silica is that 1.231 dusts are per minute.
From Figure 11 and Figure 12, it is 1:2.6 with the ratio of the removal speed of the silica that sub-aumospheric pressure cvd technique is formed that the silica that the mixed solution of ammoniacal liquor, hydrogen peroxide and water forms thermal oxidation technology is removed speed, and it is much larger than 1:13.Therefore, while removing pseudo-gate dielectric layer 202 by the mixed solution of ammoniacal liquor, hydrogen peroxide and water, impact on interlayer dielectric layer 208 is less, and then can be above interlayer dielectric layer 208 kish material 216a, avoid the metal material 216a that residues in interlayer dielectric layer 208 tops to impact the performance of formed MOS transistor, improved performance and the rate of finished products of MOS transistor.
Although the present invention with preferred embodiment openly as above; but it is not for limiting the present invention; any those skilled in the art without departing from the spirit and scope of the present invention; can utilize method and the technology contents of above-mentioned announcement to make possible variation and amendment to technical solution of the present invention; therefore; every content that does not depart from technical solution of the present invention; any simple modification, equivalent variations and the modification above embodiment done according to technical spirit of the present invention, all belong to the protection range of technical solution of the present invention.

Claims (15)

1. a formation method for MOS transistor, is characterized in that, comprising:
Semiconductor substrate is provided;
In described Semiconductor substrate, form pseudo-grid structure, and form interlayer dielectric layer in the Semiconductor substrate of pseudo-grid structure both sides, described pseudo-grid structure comprises the pseudo-gate dielectric layer being positioned in Semiconductor substrate and is positioned at the pseudo-grid on pseudo-gate dielectric layer, the upper surface of described pseudo-grid and the upper surface flush of described interlayer dielectric layer;
Remove described pseudo-grid;
Mixed solution by ammoniacal liquor, hydrogen peroxide and water is removed described pseudo-gate dielectric layer, forms groove;
In described groove, form grid structure, the upper surface of described grid structure and the upper surface flush of described interlayer dielectric layer.
2. the formation method of MOS transistor as claimed in claim 1, is characterized in that, the temperature of the mixed solution of described ammoniacal liquor, hydrogen peroxide and water is 25 DEG C ~ 65 DEG C, and the volume ratio of ammoniacal liquor, hydrogen peroxide and water is 1:1 ~ 5:50 ~ 200.
3. the formation method of MOS transistor as claimed in claim 1, is characterized in that, the method that forms described pseudo-gate dielectric layer is thermal oxidation technology.
4. the formation method of MOS transistor as claimed in claim 1, is characterized in that, the method that forms described interlayer dielectric layer is chemical vapor deposition method.
5. the formation method of MOS transistor as claimed in claim 1, is characterized in that, the material of described pseudo-grid is polysilicon, and the method for removing described pseudo-grid is wet etching.
6. the formation method of MOS transistor as claimed in claim 5, is characterized in that, the solution of described wet etching is ammoniacal liquor or tetramethyl hydroxylamine solution.
7. the formation method of MOS transistor as claimed in claim 1, is characterized in that, before forming grid structure, also comprises in described groove: protective layer is formed on the bottom at described groove.
8. the formation method of MOS transistor as claimed in claim 7, is characterized in that, the material of described protective layer is silica.
9. the formation method of MOS transistor as claimed in claim 8, is characterized in that, the method that forms protective layer in the bottom of described groove is wet process oxidation technology.
10. the formation method of MOS transistor as claimed in claim 9, is characterized in that, the aqueous solution that the solution of described wet process oxidation technology is ozone.
The formation method of 11. MOS transistor as claimed in claim 10, is characterized in that, in the aqueous solution of described ozone, the mass concentration of ozone is 30ppm ~ 80ppm, and the time of wet process oxidation technology is 30s ~ 180s.
The formation method of 12. MOS transistor as claimed in claim 9, is characterized in that, the solution of described wet process oxidation technology is the mixed solution of ammoniacal liquor, hydrogen peroxide and water.
The formation method of 13. MOS transistor as claimed in claim 12, is characterized in that, the temperature of the mixed solution of described ammoniacal liquor, hydrogen peroxide and water is 25 DEG C ~ 65 DEG C, and the volume ratio of ammoniacal liquor, hydrogen peroxide and water is 1:1 ~ 5:50 ~ 200.
The formation method of 14. MOS transistor as claimed in claim 9, is characterized in that, the solution of described wet process oxidation technology is the mixed solution of sulfuric acid and hydrogen peroxide.
The formation method of 15. MOS transistor as claimed in claim 14, is characterized in that, the temperature of the mixed solution of described sulfuric acid and hydrogen peroxide is 120 DEG C ~ 180 DEG C, and the volume ratio of sulfuric acid and hydrogen peroxide is 2 ~ 5:1, and the time of wet process oxidation technology is 30s ~ 300s.
CN201310011744.9A 2013-01-11 2013-01-11 The forming method of MOS transistor Active CN103928331B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201310011744.9A CN103928331B (en) 2013-01-11 2013-01-11 The forming method of MOS transistor

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201310011744.9A CN103928331B (en) 2013-01-11 2013-01-11 The forming method of MOS transistor

Publications (2)

Publication Number Publication Date
CN103928331A true CN103928331A (en) 2014-07-16
CN103928331B CN103928331B (en) 2016-08-10

Family

ID=51146512

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201310011744.9A Active CN103928331B (en) 2013-01-11 2013-01-11 The forming method of MOS transistor

Country Status (1)

Country Link
CN (1) CN103928331B (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN105990114A (en) * 2015-01-30 2016-10-05 中芯国际集成电路制造(上海)有限公司 Method of forming semiconductor device

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2001274381A (en) * 2000-03-27 2001-10-05 Toshiba Corp Manufacturing method for semiconductor device
CN1349247A (en) * 2000-10-13 2002-05-15 海力士半导体有限公司 Method for forming metallic grid
US20070042583A1 (en) * 2005-08-16 2007-02-22 Samsung Electronics Co., Ltd. Semiconductor device and method of manufacturing the same
CN102104070A (en) * 2009-12-21 2011-06-22 中国科学院微电子研究所 Semiconductor structure and forming method thereof
CN102569164A (en) * 2010-12-14 2012-07-11 瑞萨电子株式会社 Semiconductor integrated circuit device

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2001274381A (en) * 2000-03-27 2001-10-05 Toshiba Corp Manufacturing method for semiconductor device
CN1349247A (en) * 2000-10-13 2002-05-15 海力士半导体有限公司 Method for forming metallic grid
US20070042583A1 (en) * 2005-08-16 2007-02-22 Samsung Electronics Co., Ltd. Semiconductor device and method of manufacturing the same
CN102104070A (en) * 2009-12-21 2011-06-22 中国科学院微电子研究所 Semiconductor structure and forming method thereof
CN102569164A (en) * 2010-12-14 2012-07-11 瑞萨电子株式会社 Semiconductor integrated circuit device

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN105990114A (en) * 2015-01-30 2016-10-05 中芯国际集成电路制造(上海)有限公司 Method of forming semiconductor device
CN105990114B (en) * 2015-01-30 2019-04-26 中芯国际集成电路制造(上海)有限公司 The forming method of semiconductor devices

Also Published As

Publication number Publication date
CN103928331B (en) 2016-08-10

Similar Documents

Publication Publication Date Title
TWI495013B (en) Self-aligned insulated film for high-k metal gate device
CN101677088B (en) Method for fabricating a semiconductor device
CN104810368B (en) Cmos transistor and forming method thereof
CN101393862B (en) Manufacturing method for gate lateral wall layer and semi-conductor device
US8741759B2 (en) Method for fabricating a semiconductor device
CN103531539B (en) The formation method of CMOS tube
CN102456740B (en) Strained structure of p-type field effect transistor
CN103390644A (en) Semiconductor device and manufacturing method thereof
CN103779278A (en) CMOS (Complementary Metal Oxide Semiconductor) tube forming method
CN103578988A (en) Fin part and finned-type field-effect transistor and forming method thereof
CN103681337A (en) Fin type field effect transistor and forming method thereof
US20140159123A1 (en) Etch resistant raised isolation for semiconductor devices
CN105679824B (en) Fin formula field effect transistor and its manufacturing method
CN102956492A (en) Semiconductor structure and manufacture method thereof and MOS (metal oxide semiconductor) transistor and manufacture method thereof
CN103390556A (en) Semiconductor device manufacturing method
CN104681490A (en) Forming method of CMOS (complementary metal-oxide-semiconductor) transistor
CN102646591B (en) The manufacture method of transistor
CN103545185A (en) Method of producing semiconductor device by pseudo-gate
US20150214334A1 (en) Semiconductor Device and Fabrication Method Thereof
CN104425360A (en) Forming method of conductive plug
CN103928331A (en) Metal oxide semiconductor (MOS) transistor forming method
CN102956456B (en) A kind of manufacture method of semiconductor device
CN105590861A (en) Manufacturing method of transistor
CN103632945A (en) Formation method for fin-type field effect transistor
CN110571266B (en) FINFET device and preparation method thereof

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant