CN103869856A - Multi-voltage time sequence control circuit - Google Patents
Multi-voltage time sequence control circuit Download PDFInfo
- Publication number
- CN103869856A CN103869856A CN201210531432.6A CN201210531432A CN103869856A CN 103869856 A CN103869856 A CN 103869856A CN 201210531432 A CN201210531432 A CN 201210531432A CN 103869856 A CN103869856 A CN 103869856A
- Authority
- CN
- China
- Prior art keywords
- circuit
- voltage
- output
- control circuit
- resistance
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Landscapes
- Control Of Voltage And Current In General (AREA)
- Direct Current Feeding And Distribution (AREA)
Abstract
The invention provides a multi-voltage time sequence control circuit. The circuit comprises N single-voltage control circuits and N voltage VCC output circuit. The enabled input end of a first single-voltage control circuit is connected with the power supply voltage, the output end of the first single-voltage control circuit is connected with the enabled input end of a voltage VCC1 output circuit, the enabled input end of an ith single-voltage control circuit is connected with the output end of a voltage VCC(i-1) output circuit, the output end of the ith single-voltage control circuit is connected with the enabled input end of the voltage VCC (i) output circuit, 1<i<N+1, and i is an integer. By means of control circuit, the multi-voltage time sequence control complexity is reduced.
Description
Technical field
The present invention relates to multivoltage sequential control field, relate in particular to a kind of multivoltage sequential control circuit.
Background technology
Along with the development of semiconductor technology, the complicated integrated circuit or the system that are made up of large-scale exchange chip, cpu chip etc., generally can claim to the power supply timing of power supply, and user needs the voltage of the different magnitudes of voltage of time ordered pair according to the rules to power on.Existing multivoltage sequential control circuit often needs timer and multiple univoltage control circuit, and each univoltage control circuit is for controlling the power-on time of a univoltage, and timer is for controlling the work schedule of multiple univoltage control circuits.Each univoltage control circuit, comprises again the devices such as many comparers, resistance, electric capacity.The design complexity that such multivoltage sequential control circuit comprises.
Along with the raising of circuit to the requirement of power supply sequential, except requiring to guarantee voltage electric sequence, also go electricity order to propose requirement to voltage, this has increased again circuit complexity undoubtedly, cause and realize the voltage electric sequential control circuit that gets on and take circuit board space and become large, run counter to existing product miniaturization, simplification, produced strategy cheaply.
Summary of the invention
The invention provides a kind of multivoltage sequential control circuit, how to realize to solve the technical matters that reduces multivoltage sequential control complexity.
For solving the problems of the technologies described above, the invention provides a kind of multivoltage sequential control circuit, described circuit comprises N univoltage control circuit and N voltage VCC output circuit, wherein,
The input end that enables of the 1st univoltage control circuit is connected with supply voltage, and the output terminal of the 1st univoltage control circuit is connected to the input end that enables of voltage VCC1 output circuit;
The input end that enables of i univoltage control circuit is connected with the output terminal of voltage VCC (i-1) output circuit, the output terminal of i univoltage control circuit is connected to the input end that enables of voltage VCC (i) output circuit, 1 < i < N+1, i is integer.
Further, described i univoltage control circuit comprises a comparer, an on-off circuit and a resistance circuit, wherein,
The signal that described comparer will be exported through voltage VCC (i-1) output circuit and default reference voltage are as input signal, wherein, one end of inputting described comparer through the signal of voltage VCC (i-1) output circuit output enables input end described in being;
The output terminal of described comparer is connected with the input end of on-off circuit;
The output terminal of described on-off circuit is through resistance circuit ground connection;
The positive voltage output end of described resistance circuit is connected with the input end that enables of voltage VCC (i) output circuit.
Further,
Described on-off circuit comprises triode;
The output terminal of described comparer is connected with the base stage of triode;
In two other electrode of described triode, an electrode is connected with supply voltage, and another electrode is through resistance circuit ground connection.
Further,
Described resistance circuit is bleeder circuit, the dividing point that the positive voltage output end of described resistance circuit is bleeder circuit.
Further,
Along with the increase gradually of i, described dividing point reduces gradually to the ratio of the resistance on ground and the all-in resistance of bleeder circuit.
Further,
Described bleeder circuit is by resistance R [2 (i-1)-1] and R[2 (i-1)] be composed in series;
The voltage of dividing point is the voltage at resistance R [2 (i-1)] two ends;
Along with the increase gradually of i, R[2 (i-1)]/(R[2 (i-1)-1]+R[2 (i-1)]) reduce gradually.
Technique scheme is from the 2nd univoltage control circuit, and the voltage that its enable signal is last timing sequence generating, has saved timer; In technique scheme, each univoltage control circuit is only made up of the simple resolution element of minority in addition, has simplified the design of voltage sequential control circuit.
Accompanying drawing explanation
Fig. 1 is the multivoltage sequential control circuit schematic diagram of the present embodiment;
Fig. 2-1 is the voltage electrifying timing sequence figure of the present embodiment;
The voltage that Fig. 2-2 are the present embodiment removes electric sequential chart;
Fig. 3 is the multivoltage sequential control circuit schematic diagram of this application example;
Fig. 4-1 is electrical waveform schematic diagram in the actual measurement of this application example;
Electrical waveform schematic diagram is removed in the actual measurement that Fig. 4-2 are this application example.
Embodiment
For making the object, technical solutions and advantages of the present invention clearer, hereinafter in connection with accompanying drawing, embodiments of the invention are elaborated.It should be noted that, in the situation that not conflicting, the combination in any mutually of the feature in embodiment and embodiment in the application.
Fig. 1 is the multivoltage sequential control circuit schematic diagram of the present embodiment.
This circuit comprises N univoltage control circuit, be respectively the 1st univoltage control circuit, the 2nd univoltage control circuit, the 3rd univoltage control circuit ..., N univoltage control circuit; And N voltage VCC output circuit; N=3 in the present embodiment; Wherein,
The input end that enables of the 1st univoltage control circuit is connected with supply voltage VCC, and the output terminal of the 1st univoltage control circuit is connected to the input end that enables of voltage VCC1 output circuit;
The input end that enables of i univoltage control circuit is connected with the output terminal of voltage VCC (i-1) output circuit, the output terminal of i univoltage control circuit is connected to the input end that enables of voltage VCC (i) output circuit, 1 < i < N+1, i is integer.The voltage sequential powering on through above-mentioned multivoltage sequential control circuit is as shown in Fig. 2-1.
The relative prior art of above-described embodiment has been saved timer, simplifies sequential control circuit.
In above-described embodiment, i univoltage control circuit can comprise a comparer, an on-off circuit and a resistance circuit, wherein,
The signal that described comparer will be exported through voltage VCC (i-1) output circuit and default reference voltage are as input signal, wherein, one end of inputting described comparer through the signal of voltage VCC (i-1) output circuit output enables input end described in being; Described reference voltage determines according to the operating voltage of described transistor base and voltage VCC (i-1), to guarantee that voltage that comparer processes rear output to voltage VCC (i-1) and reference voltage is within the scope of transistor base operating voltage;
The output terminal of described comparer be connected with the input end of on-off circuit;
The output terminal of described on-off circuit is through resistance circuit ground connection;
The positive voltage output end of described resistance circuit is connected with the input end that enables of voltage VCC (i) output circuit.
Said switching circuit can be triode, as NPN pipe, PNP pipe; In the time that on-off circuit is triode, the output terminal of described comparer is connected with the base stage of triode; In two other electrode of described triode, an electrode is connected with supply voltage, and another electrode is through resistance circuit ground connection.
Because univoltage control circuit is made up of simple discrete component, can further simplify sequential control circuit.
Above-mentioned resistance circuit can be again bleeder circuit, the dividing point that the positive voltage output end of described resistance circuit is bleeder circuit.
The simplest bleeder circuit is for by resistance R [2 (i-1)-1] and R[2 (i-1)] circuit that is composed in series, the voltage of dividing point is the voltage at resistance R [2 (i-1)] two ends.
Because exporting the voltage that voltage VCC (i) output circuit enables input end to, i univoltage control circuit determined by resistance R [2 (i-1)] and resistance R [2 (i-1)-1], the resistance of resistance R in different univoltage control circuits [2 (i-1)] and resistance R [2 (i-1)-1] can be set, while guaranteeing supply voltage VCC power-off, export different voltage VCC (i) output circuits to and enable the voltage difference of input end, and then guarantee that different VCC (i) output circuit goes electric asynchronism(-nization).As, in the time of supply voltage VCC power-off, the transient voltage that the 1st univoltage control circuit enables input end is VCC; The transient voltage that the 2nd univoltage control circuit enables input end is (R2/ (R2+R1)) * (VCC-V), the tube voltage drop that V is triode; The transient voltage that the 3rd univoltage control circuit enables input end is (R4/ (R4+R3)) * (VCC-V); The transient voltage that N univoltage control circuit enables input end is R[2 (N-1)]/(R[2 (N-1)-1]+R[2 (N-1)]) * (VCC-V);
After realizing the voltage first powering on, remove electricity, need to guarantee R[2 (N-1)]/(R[2 (N-1)-1]+R[2 (N-1)]) * (VCC-V) < ... < (R4/ (R4+R3)) * (VCC-V) < (R2/ (R2+R1)) * (VCC-V) < VCC, guarantees R[2 (N-1)]/(R[2 (N-1)-1]+R[2 (N-1)]) < ... < R4/ (R4+R3) < R2/ (R2+R1).Therefore divider resistance in different univoltage control circuits can be set, make the increase gradually along with i, the resistance R[2 (i-1) being formed by bleeder circuit in i univoltage control circuit]/(R[2 (i-1)-1]+R[2 (i-1)]) reduce gradually.Go electric voltage sequential as shown in Fig. 2-2 through above-mentioned multivoltage sequential control circuit.
For other forms of bleeder circuit, as long as guarantee along with the increase gradually of i, described dividing point reduces gradually to the ratio of the resistance on ground and the all-in resistance of bleeder circuit, removes electricity after all can realizing the voltage first powering on.
Fig. 3 has provided the multivoltage sequential control circuit schematic diagram of a this application example of the present embodiment.In this embodiment, comparer is a NPN triode VT1, forward voltage 0.7V between base stage and collector that its input reference voltage is VT1, R2-4=R3-4=47.5K, R2-5=10K, R3-5=9K, electrical waveform schematic diagram and go electrical waveform schematic diagram respectively as shown in Fig. 4-1 and Fig. 4-2 in the actual measurement of this multivoltage sequential control circuit output.
One of ordinary skill in the art will appreciate that all or part of step in said method can carry out instruction related hardware by program and complete, described program can be stored in computer-readable recording medium, as ROM (read-only memory), disk or CD etc.Alternatively, all or part of step of above-described embodiment also can realize with one or more integrated circuit, and correspondingly, the each module/unit in above-described embodiment can adopt the form of hardware to realize, and also can adopt the form of software function module to realize.The present invention is not restricted to the combination of the hardware and software of any particular form.
It should be noted that; the present invention also can have other various embodiments; in the situation that not deviating from spirit of the present invention and essence thereof; those of ordinary skill in the art can make according to the present invention various corresponding changes and distortion, but these corresponding changes and distortion all should belong to the protection domain of the appended claim of the present invention.
Claims (6)
1. a multivoltage sequential control circuit, is characterized in that, described circuit comprises N univoltage control circuit and N voltage VCC output circuit, wherein,
The input end that enables of the 1st univoltage control circuit is connected with supply voltage, and the output terminal of the 1st univoltage control circuit is connected to the input end that enables of voltage VCC1 output circuit;
The input end that enables of i univoltage control circuit is connected with the output terminal of voltage VCC (i-1) output circuit, the output terminal of i univoltage control circuit is connected to the input end that enables of voltage VCC (i) output circuit, 1 < i < N+1, i is integer.
2. circuit as claimed in claim 1, is characterized in that, described i univoltage control circuit comprises a comparer, an on-off circuit and a resistance circuit, wherein,
The signal that described comparer will be exported through voltage VCC (i-1) output circuit and default reference voltage are as input signal, wherein, one end of inputting described comparer through the signal of voltage VCC (i-1) output circuit output enables input end described in being;
The output terminal of described comparer is connected with the input end of on-off circuit;
The output terminal of described on-off circuit is through resistance circuit ground connection;
The positive voltage output end of described resistance circuit is connected with the input end that enables of voltage VCC (i) output circuit.
3. circuit as claimed in claim 2, is characterized in that, described circuit further comprises:
Described on-off circuit comprises triode;
The output terminal of described comparer is connected with the base stage of triode;
In two other electrode of described triode, an electrode is connected with supply voltage, and another electrode is through resistance circuit ground connection.
4. circuit as claimed in claim 2, is characterized in that,
Described resistance circuit is bleeder circuit, the dividing point that the positive voltage output end of described resistance circuit is bleeder circuit.
5. circuit as claimed in claim 4, is characterized in that,
Along with the increase gradually of i, described dividing point reduces gradually to the ratio of the resistance on ground and the all-in resistance of bleeder circuit.
6. circuit as claimed in claim 5, is characterized in that,
Described bleeder circuit is by resistance R [2 (i-1)-1] and R[2 (i-1)] be composed in series;
The voltage of dividing point is the voltage at resistance R [2 (i-1)] two ends;
Along with the increase gradually of i, R[2 (i-1)]/(R[2 (i-1)-1]+R[2 (i-1)]) reduce gradually.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201210531432.6A CN103869856B (en) | 2012-12-11 | 2012-12-11 | A kind of multivoltage sequential control circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201210531432.6A CN103869856B (en) | 2012-12-11 | 2012-12-11 | A kind of multivoltage sequential control circuit |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN103869856A true CN103869856A (en) | 2014-06-18 |
| CN103869856B CN103869856B (en) | 2015-12-23 |
Family
ID=50908498
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201210531432.6A Active CN103869856B (en) | 2012-12-11 | 2012-12-11 | A kind of multivoltage sequential control circuit |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN103869856B (en) |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN108536249A (en) * | 2018-05-29 | 2018-09-14 | 河南森源电气股份有限公司 | Controller for electric installation and controller |
| CN109004923A (en) * | 2018-08-28 | 2018-12-14 | 深圳市新国都技术股份有限公司 | Sequential control circuit |
| CN109193599A (en) * | 2018-11-02 | 2019-01-11 | 李振奎 | A kind of ladder cuts unrestrained arc-suppressing method and extinguisher |
Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1601412A (en) * | 2003-09-25 | 2005-03-30 | 华为技术有限公司 | Method and circuit for controlling time sequence of power supplying |
| CN101089770A (en) * | 2006-06-15 | 2007-12-19 | 美国芯源系统股份有限公司 | Low dropout linear regulator having high power supply rejection and low quiescent current |
| CN201663546U (en) * | 2010-04-23 | 2010-12-01 | 中兴通讯股份有限公司 | Multi-power-supply power-up sequence control device and system |
| US7876128B1 (en) * | 2009-04-21 | 2011-01-25 | Hon Hai Precision Industry Co., Ltd. | Voltage sequence output circuit |
| CN201974719U (en) * | 2011-01-28 | 2011-09-14 | 北京研华兴业电子科技有限公司 | Voltage sequence control card |
| CN102202118A (en) * | 2011-04-28 | 2011-09-28 | 惠州Tcl移动通信有限公司 | Power sequence control circuit on camera and mobile phone |
-
2012
- 2012-12-11 CN CN201210531432.6A patent/CN103869856B/en active Active
Patent Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1601412A (en) * | 2003-09-25 | 2005-03-30 | 华为技术有限公司 | Method and circuit for controlling time sequence of power supplying |
| CN101089770A (en) * | 2006-06-15 | 2007-12-19 | 美国芯源系统股份有限公司 | Low dropout linear regulator having high power supply rejection and low quiescent current |
| US7876128B1 (en) * | 2009-04-21 | 2011-01-25 | Hon Hai Precision Industry Co., Ltd. | Voltage sequence output circuit |
| CN201663546U (en) * | 2010-04-23 | 2010-12-01 | 中兴通讯股份有限公司 | Multi-power-supply power-up sequence control device and system |
| CN201974719U (en) * | 2011-01-28 | 2011-09-14 | 北京研华兴业电子科技有限公司 | Voltage sequence control card |
| CN102202118A (en) * | 2011-04-28 | 2011-09-28 | 惠州Tcl移动通信有限公司 | Power sequence control circuit on camera and mobile phone |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN108536249A (en) * | 2018-05-29 | 2018-09-14 | 河南森源电气股份有限公司 | Controller for electric installation and controller |
| CN109004923A (en) * | 2018-08-28 | 2018-12-14 | 深圳市新国都技术股份有限公司 | Sequential control circuit |
| CN109193599A (en) * | 2018-11-02 | 2019-01-11 | 李振奎 | A kind of ladder cuts unrestrained arc-suppressing method and extinguisher |
Also Published As
| Publication number | Publication date |
|---|---|
| CN103869856B (en) | 2015-12-23 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP5893094B2 (en) | Power conversion system and operation method thereof | |
| US9960708B2 (en) | Apparatus and method for an active-switched inverter using multiple frequencies | |
| CN102880088B (en) | The expanded circuit of switch value input interface | |
| CN102566647B (en) | Reference current output unit and reference current output intent | |
| CN103389771A (en) | Low power consumption voltage regulator circuit | |
| CN105006961B (en) | A kind of multiple power supplies electric sequence control circuit and method | |
| CN2884287Y (en) | Circuit for starting current-source or valtage-source | |
| CN103869856B (en) | A kind of multivoltage sequential control circuit | |
| CN103326315B (en) | A kind of under-voltage protecting circuit and high voltage integrated circuit | |
| CN107562163A (en) | It is a kind of that there is the stable Digital Logical Circuits for resetting control | |
| CN103324545A (en) | Power switch module, voltage generation circuit and power control method | |
| CN105450058A (en) | Inverter, control device and method therefor, and inverter system | |
| CN103488267A (en) | Power control circuit | |
| CN104038207A (en) | Switchover circuit and electronic device | |
| CN104714176A (en) | Power source testing device reducing surge current and control method of power source testing device | |
| CN107707248A (en) | Same OR circuit, adjusting method and NOR gate circuit | |
| CN103051322A (en) | Chip pin multiplex circuit | |
| CN100463321C (en) | Circuit for preventing chip from misoperation | |
| CN103439905A (en) | IO input port expanded circuit | |
| CN113472326B (en) | Pin state configuration circuit, pin state configuration method and electronic equipment | |
| CN103988429B (en) | Output of pulse signal device | |
| CN103226982A (en) | Semiconductor device including semiconductor memory circuit | |
| CN104900264A (en) | System and method for preventing data damage during startup and shutdown of SPI FLASH | |
| CN103905020A (en) | Self-startup circuit and method | |
| CN209199091U (en) | A kind of usb hub |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant |