CN103779397A - InAlN/InGaN heterojunction material structure and growth method thereof - Google Patents

InAlN/InGaN heterojunction material structure and growth method thereof Download PDF

Info

Publication number
CN103779397A
CN103779397A CN201410000154.0A CN201410000154A CN103779397A CN 103779397 A CN103779397 A CN 103779397A CN 201410000154 A CN201410000154 A CN 201410000154A CN 103779397 A CN103779397 A CN 103779397A
Authority
CN
China
Prior art keywords
growth
layer
inaln
heterojunction material
ingan
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201410000154.0A
Other languages
Chinese (zh)
Inventor
董逊
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
CETC 55 Research Institute
Original Assignee
CETC 55 Research Institute
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by CETC 55 Research Institute filed Critical CETC 55 Research Institute
Priority to CN201410000154.0A priority Critical patent/CN103779397A/en
Publication of CN103779397A publication Critical patent/CN103779397A/en
Pending legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/12Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/20Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIIBV compounds
    • H01L29/201Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIIBV compounds including two or more compounds, e.g. alloys
    • H01L29/205Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIIBV compounds including two or more compounds, e.g. alloys in different semiconductor regions, e.g. heterojunctions
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02367Substrates
    • H01L21/0237Materials
    • H01L21/0242Crystalline insulating materials
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02436Intermediate layers between substrates and deposited layers
    • H01L21/02439Materials
    • H01L21/02455Group 13/15 materials
    • H01L21/02458Nitrides
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02518Deposited layers
    • H01L21/02521Materials
    • H01L21/02538Group 13/15 materials
    • H01L21/0254Nitrides
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02612Formation types
    • H01L21/02617Deposition types
    • H01L21/0262Reduction or decomposition of gaseous compounds, e.g. CVD

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Manufacturing & Machinery (AREA)
  • Chemical & Material Sciences (AREA)
  • Ceramic Engineering (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Materials Engineering (AREA)
  • Junction Field-Effect Transistors (AREA)

Abstract

The invention discloses an InAlN/InGaN heterojunction material structure and a growth method thereof. According to the structure, a GaN nucleation layer, a GaN buffer layer, an InxGa1-xN channel layer, an AlN protection layer, an AIN insertion layer and an InyAl1-yN barrier layer successively grow on a substrate, wherein 0<x<0.5 and 0<y<0.3. The growth method comprises the steps that 1) the substrate is selected and surface pretreatment is carried out on the substrate in a hydrogen atmosphere; and 2) the GaN nucleation layer, the GaN buffer layer, the InxGa1-xN channel layer, the AlN protection layer, the AIN insertion layer and the InyAl1-yN barrier layer successively grow on the substrate. According to the invention, the electrical properties of the InAlN/InGaN heterojunction material are great, and the growth method is simple, easy and reproducible.

Description

InAlN/InGaN heterojunction material structure and growing method thereof
Technical field
What the present invention relates to is a kind of InAlN/InGaN heterojunction material structure and growing method thereof, belongs to semiconductor device production field.
Background technology
The research of III group nitride material is forward position and the focus of current global semiconductor research with application, it is the novel semiconductor material of development microelectronic component, opto-electronic device, and together with the semi-conducting material such as SiC, diamond, being described as is the third generation semi-conducting material after first generation Ge, Si semi-conducting material, second generation GaAs, InP compound semiconductor materials.It has character and the strong Radiation hardness such as wide direct band gap, strong atomic bond, high thermal conductivity, chemical stability be good, has wide prospect in photoelectron, high temperature high power device and high-frequency microwave device application aspect.
Traditional GaN base power device is to adopt AlGaN/GaN heterojunction material to make, compared with AlGaN/GaN, InAlN/InGaN heterogeneous interface difference in band gap is larger, will produce higher two-dimensional electron gas, meanwhile, InGaN raceway groove is compared with GaN raceway groove, and electron effective mass is less, be expected to obtain higher electron mobility, be very beneficial for the development of high power device.Shown in Fig. 1, InAlN/InGaN heterojunction material structure comprises substrate 1, GaN nucleating layer 2, GaN resilient coating 3, InGaN channel layer 4, AlN protective layer 5, AIN insert layer 6 and InAlN barrier layer 7.
In order to improve electron mobility, the thin layer AlN that needs to grow between InGaN channel layer and InAlN barrier layer, reduces alloy scattering.InGaN channel layer can only be at low-temperature epitaxy (below 800 ℃), and in order to guarantee AlN insert layer crystal mass, AlN layer must be at high growth temperature (more than 1000 ℃), the growth of InGaN channel layer must be experienced a high-temperature annealing process after finishing like this, easily cause InGaN material breakdown, worsen crystal mass.
Summary of the invention
What the present invention proposed is a kind of InAlN/InGaN heterojunction material structure and growing method thereof.Its object is intended to solve the existing above-mentioned deficiency of prior art, makes InAlN/InGaN heterojunction material have that efficiency is higher, better quality.
Technical solution of the present invention is: a kind of InAlN/InGaN heterojunction material structure, its structure is included in following each layer that on substrate, grows successively: GaN nucleating layer, GaN resilient coating, In xga 1-xn channel layer, AlN protective layer, AIN insert layer and In yal 1-yn barrier layer, wherein 0 < x < 0.5,0 < y < 0.3.
Its growing method, comprises the following steps: 1) choose substrate and under hydrogen atmosphere, described substrate is carried out to high-temperature baking surface preparation, remove surface contamination, the processing time is 5 minutes; 2) growing GaN nucleating layer, GaN resilient coating, In successively on described substrate xga 1-xn channel layer, AlN protective layer, AIN insert layer and In yal 1-yn barrier layer, wherein 0 < x < 0.5,0 < y < 0.3.
Advantage of the present invention: the InAlN/InGaN heterojunction material room temperature two-dimensional electron gas mobility of preparation reaches 1020 cm 2v -1s -1, two-dimensional electron gas 1.8 × 10 13cm -2, be very beneficial for the development of large electric current, large power semiconductor device, and this process repeatability is fabulous, meets commercial Application requirement.The inventive method is simple, with existing MOCVD(metal organic-matter chemical gaseous phase deposition) method growth AlGaN/GaN heterojunction material process compatible, and can not cause any pollution to MOCVD system.
Accompanying drawing explanation
Accompanying drawing 1 is the profile of InAlN/InGaN heterojunction material structure.
Accompanying drawing 2 is InAlN/InGaN heterojunction material square resistance distribution maps.
Embodiment
Contrast accompanying drawing 1, InAlN/InGaN double heterojunction material structure, its structure is included in following each layer that on substrate 1, grows successively: GaN nucleating layer 2, GaN resilient coating 3, In xga 1-x n channel layer 4, AlN protective layer 5, AIN insert layer 6 and In yal 1-y n barrier layer 7, wherein 0 < x < 0.5,0 < y < 0.3.
A growing method for InAlN/InGaN heterojunction material, comprises the following steps: 1) choose substrate and under hydrogen atmosphere, described substrate is carried out to high-temperature baking surface preparation, remove surface contamination, the processing time is 5 minutes; 2) growing GaN nucleating layer, GaN resilient coating, In successively on described substrate xga 1-xn channel layer, AlN protective layer, AIN insert layer and In yal 1-yn barrier layer, wherein 0 < x < 0.5,0 < y < 0.3.
Described substrate is the Sapphire Substrate of (0001) face.
The growth temperature of described growing GaN nucleating layer is 520~560 ℃, and growth air pressure is 450 ~ 550 millimetress of mercury, and growth source is ammonia, trimethyl gallium, and growth thickness is 20~30 nm.
The growth temperature of described growing GaN resilient coating is 1000~1100 ℃, and growth air pressure is 200~300 millimetress of mercury, and growth source is ammonia, trimethyl gallium, and growth thickness is 2~3 μ m.
Described growth In xga 1-xthe growth temperature of N channel layer is 750~800 ℃, and growth air pressure is 100 ~ 300 millimetress of mercury, and growth source is ammonia, trimethyl gallium and trimethyl indium, and growth thickness is 2~10 nm, 0 < x < 0.5.
The growth temperature of described growing AIN protective layer is 750~800 ℃, and growth air pressure is 50 to 150 millimetress of mercury, and growth source is ammonia, trimethyl aluminium, and growth thickness is 0.5 nm.
The growth temperature of described growing AIN insert layer is 1000~1100 ℃, and growth air pressure is 50~150 millimetress of mercury, and growth source is ammonia, trimethyl aluminium, and growth thickness is 1~2 nm.
Described growth In yal 1-ythe growth temperature of N barrier layer is 750~800 ℃, and growth air pressure is 50 ~ 150 millimetress of mercury, and growth source is ammonia, trimethyl indium and trimethyl aluminium, and growth thickness is 3~20 nm, 0 < y < 0.3.
Embodiment 1:
Method at (0001) surface sapphire substrate epitaxial growth InAlN/InGaN heterojunction material comprises the following steps:
S1, use MOCVD equipment (19 × 2 " Thomas Swan Close Coupled Showerhead), choose the Sapphire Substrate of (0001) face, substrate is placed on the graphite base of SiC coating.
S2, system are warming up to 1100 ℃, and it is 100 millimetress of mercury that air pressure is set, at H 2under (flow 40 L/min) atmosphere, Sapphire Substrate is carried out to surface preparation, remove surface contamination, the processing time is 5 minutes.
S3, be cooled to 550 ℃, pass into ammonia (NH 3), trimethyl gallium (TMGa), growth thickness is the low temperature GaN nucleating layer of 25 nm, growth air pressure be 500 millimetress of mercury, use online reflectance test instrument monitoring low temperature GaN nucleating layer thickness.
S4, be warming up to 1050 ℃, pass into ammonia (NH 3), trimethyl gallium (TMGa), growth thickness is the high temperature GaN resilient coating of 2 μ m, growth air pressure be 200 millimetress of mercury.
S5, be cooled to 770 ℃, pass into ammonia (NH 3), trimethyl gallium (TMGa) and trimethyl indium (TMIn), growth thickness is the In of 10 nm 0.1ga 0.9n channel layer, growth air pressure is 200 millimetress of mercury.
770 ℃ of S6, maintenance growth temperatures, pass into ammonia (NH 3), trimethyl aluminium (TMAl), growth thickness is the low temperature AI N protective layer of 0.5 nm, growth air pressure be 100 millimetress of mercury.
S7, be warming up to 1050 ℃, pass into ammonia (NH 3), trimethyl aluminium (TMAl), growth thickness is the AlN insert layer of 2 nm, growth air pressure be 100 millimetress of mercury.
S8, be cooled to 770 ℃, pass into ammonia (NH 3), trimethyl indium (TMIn) and trimethyl aluminium (TMAl), growth thickness is 10 nm In 0.17al 0.83n barrier layer, growth air pressure is 100 millimetress of mercury.
S9, close growth source, cooling.
Utilize Lehighton 1500C noncontact sheet resistance tester test material square resistance Mapping distribute, as shown in Figure 2.Utilize vanderburg method by Bio-Rad 5900 +room temperature two-dimensional electron gas mobility and the concentration of Hall tester test material.
Embodiment 2:
As different from Example 1:
In S5 step, be cooled to 770 ℃, pass into ammonia (NH 3), trimethyl gallium (TMGa) and trimethyl indium (TMIn), growth thickness is the In of 10 nm 0.2ga 0.8n channel layer, growth air pressure is 200 millimetress of mercury.
Embodiment 3:
As different from Example 1:
In S8 step, be cooled to 770 ℃, pass into ammonia (NH 3), trimethyl indium (TMIn) and trimethyl aluminium (TMAl), growth thickness is 5 nm In 0.17al 0.83n barrier layer, growth air pressure is 100 millimetress of mercury.
Experimental data is summed up:
Figure 2014100001540100002DEST_PATH_IMAGE001
It should be noted that, above-described embodiment has described invention main points of the present invention in detail, those of ordinary skill in the art can according to above-described embodiment disclosed content the process conditions of above steps are simply selected or are optimized, for example change InGaN channel layer, InAlN barrier layer thickness, In component, or growth air pressure, temperature and the source flux of other steps.
As can be seen from above: Patent design of the present invention a kind of InAlN/InGaN heterojunction material structure; the thin layer AlN protective layer of growing immediately after InGaN channel layer growth finishes; InGaN channel layer is carried out to high annealing protection, prevented InGaN material breakdown.The inventive method is simple, with existing MOCVD method growth AlGaN/GaN heterojunction material process compatible, can not cause any pollution to MOCVD system.

Claims (9)

1.InAlN/InGaN heterojunction material structure, is characterized in that: be included in following each layer that on substrate, grows successively: GaN nucleating layer, GaN resilient coating, In xga 1-xn channel layer, AlN protective layer, AIN insert layer and In yal 1-yn barrier layer, wherein 0 < x < 0.5,0 < y < 0.3.
2. the growing method of a kind of InAlN/InGaN heterojunction material as claimed in claim 1, is characterized in that: the method comprises the following steps: 1) choose substrate and under hydrogen atmosphere, described substrate is carried out to high-temperature baking surface preparation; 2) growing GaN nucleating layer, GaN resilient coating, In successively on described substrate xga 1-xn channel layer, AlN protective layer, AIN insert layer and In yal 1-yn barrier layer, wherein 0 < x < 0.5,0 < y < 0.3.
3. the growing method of InAlN/InGaN heterojunction material according to claim 2, it is characterized in that: the growth temperature of described growing GaN nucleating layer is 520~560 ℃, growth air pressure is 450 ~ 550 millimetress of mercury, and growth source is ammonia, trimethyl gallium, and growth thickness is 20~30 nm.
4. the growing method of InAlN/InGaN heterojunction material according to claim 2, it is characterized in that: the growth temperature of described growing GaN resilient coating is 1000~1100 ℃, growth air pressure is 200~300 millimetress of mercury, and growth source is ammonia, trimethyl gallium, and growth thickness is 2~3 μ m.
5. the growing method of InAlN/InGaN heterojunction material according to claim 2, is characterized in that: described growth In xga 1-xthe growth temperature of N channel layer is 750~800 ℃, and growth air pressure is 100 ~ 300 millimetress of mercury, and growth source is ammonia, trimethyl gallium and trimethyl indium, and growth thickness is 2~10 nm, 0 < x < 0.5.
6. the growing method of InAlN/InGaN heterojunction material according to claim 2; it is characterized in that: the growth temperature of described growing AIN protective layer is 750~800 ℃; growth air pressure is 50 to 150 millimetress of mercury, and growth source is ammonia, trimethyl aluminium, and growth thickness is 0.5 nm.
7. the growing method of InAlN/InGaN heterojunction material according to claim 2, it is characterized in that: the growth temperature of described growing AIN insert layer is 1000~1100 ℃, growth air pressure is 50~150 millimetress of mercury, and growth source is ammonia, trimethyl aluminium, and growth thickness is 1~2 nm.
8. the growing method of InAlN/InGaN heterojunction material according to claim 2, is characterized in that: described growth In yal 1-ythe growth temperature of N barrier layer is 750~800 ℃, and growth air pressure is 50 ~ 150 millimetress of mercury, and growth source is ammonia, trimethyl indium and trimethyl aluminium, and growth thickness is 3~20 nm, 0 < y < 0.3.
9. the growing method of InAlN/InGaN heterojunction material according to claim 2, is characterized in that: the Sapphire Substrate that described substrate is (0001) face.
CN201410000154.0A 2014-01-02 2014-01-02 InAlN/InGaN heterojunction material structure and growth method thereof Pending CN103779397A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201410000154.0A CN103779397A (en) 2014-01-02 2014-01-02 InAlN/InGaN heterojunction material structure and growth method thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201410000154.0A CN103779397A (en) 2014-01-02 2014-01-02 InAlN/InGaN heterojunction material structure and growth method thereof

Publications (1)

Publication Number Publication Date
CN103779397A true CN103779397A (en) 2014-05-07

Family

ID=50571449

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201410000154.0A Pending CN103779397A (en) 2014-01-02 2014-01-02 InAlN/InGaN heterojunction material structure and growth method thereof

Country Status (1)

Country Link
CN (1) CN103779397A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108940281A (en) * 2018-08-03 2018-12-07 青岛理工大学 A kind of novel nano catalysis material Ag2MoO4-WO3The preparation method of hetero-junctions
CN109301027A (en) * 2018-08-20 2019-02-01 西安电子科技大学 Radiation detector and preparation method thereof based on nonpolar InAlN/GaN heterojunction structure

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102931230A (en) * 2012-11-19 2013-02-13 中国科学院半导体研究所 Double-heterojunction gallium nitride based HEMT (High Electron Mobility Transistor) taking aluminum-gallium-nitrogen as high-resistance layer and manufacturing method thereof
CN102931229A (en) * 2012-11-06 2013-02-13 中国电子科技集团公司第五十五研究所 AlGaN/GaN/InGaN double hetero-junction material and production method thereof
US20130207078A1 (en) * 2012-01-18 2013-08-15 Kopin Corporation InGaN-Based Double Heterostructure Field Effect Transistor and Method of Forming the Same

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20130207078A1 (en) * 2012-01-18 2013-08-15 Kopin Corporation InGaN-Based Double Heterostructure Field Effect Transistor and Method of Forming the Same
CN102931229A (en) * 2012-11-06 2013-02-13 中国电子科技集团公司第五十五研究所 AlGaN/GaN/InGaN double hetero-junction material and production method thereof
CN102931230A (en) * 2012-11-19 2013-02-13 中国科学院半导体研究所 Double-heterojunction gallium nitride based HEMT (High Electron Mobility Transistor) taking aluminum-gallium-nitrogen as high-resistance layer and manufacturing method thereof

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108940281A (en) * 2018-08-03 2018-12-07 青岛理工大学 A kind of novel nano catalysis material Ag2MoO4-WO3The preparation method of hetero-junctions
CN108940281B (en) * 2018-08-03 2020-12-18 青岛理工大学 Novel nano photocatalytic material Ag2MoO4-WO3Method for preparing heterojunction
CN109301027A (en) * 2018-08-20 2019-02-01 西安电子科技大学 Radiation detector and preparation method thereof based on nonpolar InAlN/GaN heterojunction structure
CN109301027B (en) * 2018-08-20 2020-09-15 西安电子科技大学 Radiation detector based on nonpolar InAlN/GaN heterostructure and preparation method thereof

Similar Documents

Publication Publication Date Title
CN101399284B (en) Gallium nitride based transistor structure with high electron mobility
CN109346400B (en) High-quality Ga2O3Film and heteroepitaxial preparation method thereof
CN102931229B (en) A kind of AlGaN/GaN/InGaN double heterojunction material and production method thereof
CN105655238A (en) Silica-based gallium nitride growing method based on graphene and magnetron sputtering aluminum nitride
CN103066103A (en) Substrate breakdown voltage improvement method for group III-nitride on silicon substrate
CN106544643B (en) A kind of preparation method of nitride film
WO2019033974A1 (en) Multifunctional hydride gas phase epitaxial growth system and use thereof
CN105489714A (en) Porous aluminum nitride composite substrate and application thereof in epitaxial growth of high-quality gallium nitride thin film
CN104934318B (en) A kind of preparation method of N-type low defect silicon carbide epitaxial wafer
CN105734530A (en) Method for growing gallium nitride on graphene based on magnetron sputtering of aluminum nitride
CN104091759B (en) A kind of Sapphire Substrate AlN epitaxial layers HEMT growing method
CN105336770A (en) Gallium nitride based high electron mobility transistor epitaxial structure and manufacturing method thereof
CN105322009A (en) Gallium nitride based high electronic mobility transistor epitaxial structure and manufacturing method therefor
CN101345192B (en) Method for growing AlN and AlGaN on InAlN buffer layer
CN107887255B (en) High-resistance GaN film epitaxial growth method
CN103646961A (en) Silicon-based Group III nitride thin film containing high resistance parasitic conductive layer and growth method
CN102222690B (en) Nitride semiconductor wafer and nitride semiconductor device
CN103779397A (en) InAlN/InGaN heterojunction material structure and growth method thereof
CN105762061B (en) Epitaxial growth method of nitride
CN105006427B (en) A kind of method that high-quality gallium nitride epitaxial structure is grown using low temperature buffer layer
CN104465720A (en) Semiconductor epitaxial structure and growth method thereof
CN111863945A (en) High-resistance gallium nitride and preparation method of heterostructure thereof
CN114914296B (en) Epitaxial wafer, preparation method of epitaxial wafer and high-electron-mobility transistor
CN208368514U (en) GaN base radio-frequency devices epitaxial structure based on Si substrate
CN110938869A (en) Method for extending GaN layer on sapphire

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
RJ01 Rejection of invention patent application after publication
RJ01 Rejection of invention patent application after publication

Application publication date: 20140507