CN103677916A - On-line reconfiguration system and method based on FPGA - Google Patents
On-line reconfiguration system and method based on FPGA Download PDFInfo
- Publication number
- CN103677916A CN103677916A CN201310670071.8A CN201310670071A CN103677916A CN 103677916 A CN103677916 A CN 103677916A CN 201310670071 A CN201310670071 A CN 201310670071A CN 103677916 A CN103677916 A CN 103677916A
- Authority
- CN
- China
- Prior art keywords
- fpga
- control module
- processor
- interface
- module
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Landscapes
- Advance Control (AREA)
Abstract
The invention discloses an on-line reconfiguration system and method based on an FPGA. The method is achieved mainly through the FPGA. A standard communication interface module, a memory control module, a high-performance embedded processor core, a reconfiguration function module, a reconfiguration control module and an output interface control module are achieved in the FPGA. A high-performance processor embedded into the FPGA is used for being in communication with an upper computer, locally and dynamically configuring the reconfiguration module in the FPGA and transmitting corresponding data to the reconfiguration hardware function module according to different hardware functions, and processed data are output to a peripheral interface unit through the output interface control module. By adopting the on-line reconfiguration system and method based on the FPGA, time division multiplexing of various hardware function modules with different functions can be achieved, the utilization ratio of resources in the FPGA of an embedded processing system is improved, and complex hardware function circuits can be achieved through less hardware resources.
Description
Technical field
The invention belongs to embedded processing systems designing technique, particularly relate to a kind of online reconfiguration system and method based on FPGA.
Background technology
In embedded processing systems, require system must there is the ability of processing within the predetermined time mass data, to guarantee the real-time of system.Meanwhile, embedded processing technology also has stricter requirement to the volume of system, power consumption, stability etc.Thereby FPGA is widely used because of the distinguishing feature that it has high integration, high speed and high reliability in embedded processing.
Because the hardware capability module of embedded processing systems has a large amount of data to need system to process it when realizing, while therefore using FPGA to realize hardware capability module, module amount is generally all larger.Simultaneously; the corresponding hardware capabilitys of data source different in system is also different; in traditional embedded processing systems, tend to realize a plurality of hardware capability modules with difference in functionality in a slice FPGA; and these hardware module circuit with difference in functionality often not can with time move; the scale of FPGA modular circuit can increase along with the increase of system complexity like this, yet the resource utilization of FPGA inside declines along with the increase of system scale complexity on the contrary.
Summary of the invention
The object of this invention is to provide a kind of online reconfiguration system based on FPGA, utilize FPGA reconfiguration technology, realize the multiple time division multiplex with the hardware capability module of difference in functionality.
Technical scheme of the present invention is:
An online reconfiguration system based on FPGA, comprises Upper system, fpga chip, processor, interface unit, storer, communication interface, and its special character is:
Described fpga chip comprises memory control module, communications interface control module, reshuffles hardware capability module, reshuffles control module, Output Interface Control module,
Described memory control module, communications interface control module, reshuffle hardware capability module, reshuffle control module and be connected with processor respectively,
The input end of described Output Interface Control module is connected with the output terminal of reshuffling hardware capability module, and the output terminal of described Output Interface Control module is connected with the input end of interface unit,
Described Upper system is connected with communications interface control module by communication interface, and described storer is connected with memory control module.
The above-mentioned hardware capability module of reshuffling is connected with processor bus by bus transfer interface,
Described bus transfer interface comprises processor bus interface and reshuffles application interface,
Described processor bus interface is used for the data in bus, address and control information to be transferred to and to reshuffle interface section,
The described interface section of reshuffling comprises state controller, status register, I/O FIFO and interrupt request,
Described state controller is connected with processor bus interface,
The input end of described status register is connected with state controller, the running status of collecting for store status controller, and the output of described status register is connected with processor by processor bus interface,
The input end of described input FIFO is connected with processor by processor bus interface, the described output of inputting FIFO with reshuffle hardware capability module and be connected,
The input end of described output FIFO with reshuffle hardware capability module and be connected, the described output terminal of exporting FIFO is connected with processor by processor bus interface,
The input of described interrupt request is connected with the output of state controller, and the output of described interrupt request is connected with processor by processor bus.
Above-mentioned processor is the embedded processor core of FPGA, and described processor core is a kind of in processor soft core or processor stone.
Above-mentioned processor core with memory control module, communications interface control module, reshuffle hardware capability module, reshuffle to control and be connected by bus on chip.
Above-mentioned bus on chip is a kind of in PLB bus or AXI bus.
An online reconfiguration method based on FPGA, its special character is: comprise the following steps:
1] FPGA interior zone is divided into static storage area and reconfigurable region;
2] FPGA is reshuffled to the local bit stream file of using and store, described local bit stream file comprises reshuffles the required different hardware configurations information of functional module in reconfiguration course;
3] from Upper system, obtain raw data;
4] type of Upper system judgement to the needed hardware configuration information of original data processing;
5] Upper system checks the current hardware configuration information of FPGA and running status; If current configuration information can meet step 3] in the processing of the raw data obtained, without carrying out FPGA, reshuffle, otherwise, to FPGA, send reconfigure command and stop the transmission of data source, carry out step 6];
6] FPGA reshuffles;
Processor is chosen corresponding hardware configuration information, and hardware configuration information is write and reshuffled in control module, and utilize and to reshuffle the processing requirements that local dynamic station that control module completes counterweight configuring area reshuffles to meet raw data,
7] utilize the FPGA after configuration to process raw data.
Compared with prior art, advantage is in the present invention:
1, the present invention in FPGA internal separation one reshuffle region, realize the multiple time division multiplex with the hardware capability module of difference in functionality, improved the utilization rate of FPGA internal resource in embedded processing systems, reduced system development costs, utilize FPGA Local Gravity And configuring technical, can in the operational process of system, complete the online reconfiguration to hardware capability, can realize more complicated hardware capability circuit with less hardware resource.
2, the embedded high-performance processor of host computer and FPGA communicates by Ethernet, guarantees real-time and the high efficiency of data transmission;
3, adopt FPGA reconfiguration technology, multiple different hardware capability is realized in same physical region, improve FPGA resource utilization, improve the dirigibility of system;
4, there is unified bus transfer interface, simplified and reshuffled communicating by letter between functional module and bus on chip;
5, system hardware realization is simple, working stability is reliable.
Accompanying drawing explanation
Fig. 1 is theory diagram of the present invention;
Fig. 2 is module principle block diagram in the specific embodiment of the invention;
Fig. 3 is bus interface theory diagram in the specific embodiment of the invention.
Embodiment
Online reconfiguration technology based on FPGA, the main FPGA of employing realizes, and has realized standard communication interface module, storer control module, high performance flush bonding processor core, reshuffles functional module, reshuffles control module and Output Interface Control module in FPGA inside.Host computer transfers to FPGA by data source by standard communication interface (such as Ethernet, serial ports etc.), the embedded high-performance processor of FPGA is responsible for and the communicating by letter and the functional module of reshuffling of FPGA inside is carried out local dynamic station and reshuffled of host computer, and can be according to different hardware capabilitys by corresponding data transmission to reshuffling hardware capability module, data after treatment export peripheral interface units to by Output Interface Control module.
With a specific embodiment, the invention will be further described below:
1. system architecture
Online reconfiguration system based on FPGA, comprise Upper system, fpga chip, processor, interface unit, storer, communication interface, fpga chip comprises memory control module, communication interface modules, reshuffle hardware capability module, reshuffle control module, Output Interface Control module, memory control module, communications interface control module, reshuffle hardware capability module, reshuffling control module is connected with processor respectively, the input end of Output Interface Control module is connected with the output terminal of reshuffling hardware capability module, the output terminal of Output Interface Control module is connected with the input end of interface unit, Upper system is connected with communications interface control module by communication interface, storer is connected with memory control module.
The high-performance PowerPC processor core that processor adopting FPGA is embedded, what storer was selected is Flash storer, communication interface is selected RS232 and Ethernet, FPGA has realized inside FLASH control module, URAT control module, ethernet control module and ICAP interface module, wherein ethernet control module is responsible for communicating by letter of FPGA and host computer, and host computer transfers to FPGA by ICP/IP protocol by data source; Output Interface Control module is responsible for the data after processing to be sent to peripheral interface units, and peripheral interface units is for exporting the result after reshuffling; Reshuffling hardware capability module is a functional module operating in the Local Gravity And configuring area that FPGA internal separation is good, internal configurations access interface (Internal Configuration Access Port, ICAP) module can be configured to above-mentioned Local Gravity And configuring area the hardware module circuit of difference in functionality according to different system requirements, ICAP interface is responsible for receiving the Local Gravity And configuration bitstream file that PowerPC processor sends in system, thereby will reshuffle area configurations, becomes corresponding hardware capability circuit.For the interactive interface between unified different hardware function module circuit and processor, in FPGA inside, also realized the transmission interface for PLB bus.
2. bus transfer interface
For simplifying, reshuffle communicating by letter between hardware capability module and PLB bus, also to have realized a bus transfer interface module in FPGA, this part of module by PLB bus interface partly and reshuffle application interface and partly form.Wherein the effect of PLB bus interface part is that the data of PLB bus, address and control information are passed to and reshuffle interface section; Reshuffle interface section and formed by state controller, I/O FIFO and interrupt request three parts, as shown in Figure 2.
Reshuffling the functional area of reshuffling that the state controller in interface section is outside provides concrete control signal and periodically collects the running status of reshuffling functional area, and the running status of collecting is stored in inner status register, CPU just can play by accessing this register the effect that monitors the running status of reshuffling region; I/O FIFO is for the buffering of data input and output, and the data on data bus are transferred to and reshuffled region by output FIFO, and the data after completing by hardware capability processing of circuit are sent to peripheral interface units.For versatility, consider, also realized an input FIFO in bus interface module, the operation result of reshuffling region can also transfer on data bus by input FIFO.The function of interrupt request part be after receiving the result of reshuffling functional module to interrupt request of CPU, allow CPU export in time the data result in buffering.
3. system treatment scheme
System is by host computer Real-time Obtaining raw data, and utilize ICP/IP protocol to transfer to FPGA, on the embedded PowerPC processor core of FPGA, moving an Ethernet oracle listener, when listening to host computer and having data source to transmit, PowerPC is just sent to by PLB bus the data of receiving reshuffle function module circuit, after part of module circuit is being finished dealing with, the data after processing is exported to the result after reshuffling in peripheral interface unit by Output Interface Control module.
Host computer, when sending raw data to FPGA, also needs judgement need to adopt which kind of hardware configuration information to realize to this section of raw data, for example data processing function circuit, image processing function circuit etc.Certainly, these hardware configuration informations are to realize with checking and completing in advance, and according to this online reconfiguration system, generated, be to carry out for FPGA the local bit stream file of Local Gravity And configuration simultaneously.These local bit stream files are stored in the high-capacity FLASH of FPGA outside.In FPGA inside, realized a status register based on hardware capability, can be by the function information of current FPGA internal configurations and running status by RS232 interface notice host computer, host computer determines whether to need that this part hardware capability is carried out to local dynamic station again and reshuffles afterwards.If needed, host computer sends a reconfigure command and stops the transmission of data source to FPGA, FPGA is after receiving this reconfigure command, PowerPC chooses corresponding local bit stream file and local bit stream file is write in ICAP interface in FLASH, and the local dynamic station that is completed counterweight configuring area by ICAP interface is reshuffled.Configured rear notice host computer, host computer transfers to FPGA by ICP/IP protocol by corresponding data source again.
Claims (6)
1. the online reconfiguration system based on FPGA, comprises Upper system, fpga chip, processor, interface unit, storer, communication interface, it is characterized in that:
Described fpga chip comprises memory control module, communications interface control module, reshuffles hardware capability module, reshuffles control module, Output Interface Control module,
Described memory control module, communications interface control module, reshuffle hardware capability module, reshuffle control module and be connected with processor respectively,
The input end of described Output Interface Control module is connected with the output terminal of reshuffling hardware capability module, and the output terminal of described Output Interface Control module is connected with the input end of interface unit,
Described Upper system is connected with communications interface control module by communication interface, and described storer is connected with memory control module.
2. the online reconfiguration system based on FPGA according to claim 1, is characterized in that: described in reshuffle hardware capability module and be connected with processor bus by bus transfer interface,
Described bus transfer interface comprises processor bus interface and reshuffles application interface,
Described processor bus interface is used for the data in bus, address and control information to be transferred to and to reshuffle interface section,
The described interface section of reshuffling comprises state controller, status register, I/O FIFO and interrupt request,
Described state controller is connected with processor bus interface,
The input end of described status register is connected with state controller, the running status of collecting for store status controller, and the output of described status register is connected with processor by processor bus interface,
The input end of described input FIFO is connected with processor by processor bus interface, the described output of inputting FIFO with reshuffle hardware capability module and be connected,
The input end of described output FIFO with reshuffle hardware capability module and be connected, the described output terminal of exporting FIFO is connected with processor by processor bus interface,
The input of described interrupt request is connected with the output of state controller, and the output of described interrupt request is connected with processor by processor bus.
3. the online reconfiguration system based on FPGA according to claim 1 and 2, is characterized in that: described processor is the embedded processor core of FPGA, and described processor core is a kind of in processor soft core or processor stone.
4. the online reconfiguration system based on FPGA according to claim 3, is characterized in that: described processor core with memory control module, communications interface control module, reshuffle hardware capability module, reshuffle to control and be connected by bus on chip.
5. the online reconfiguration system based on FPGA according to claim 3, is characterized in that: described bus on chip is a kind of in PLB bus or AXI bus.
6. the online reconfiguration method based on FPGA, is characterized in that: comprise the following steps:
1] FPGA interior zone is divided into static storage area and reconfigurable region;
2] FPGA is reshuffled to the local bit stream file of using and store, described local bit stream file comprises reshuffles the required different hardware configurations information of functional module in reconfiguration course;
3] from Upper system, obtain raw data;
4] type of Upper system judgement to the needed hardware configuration information of original data processing;
5] Upper system checks the current hardware configuration information of FPGA and running status; If current configuration information can meet step 3] in the processing of the raw data obtained, without carrying out FPGA, reshuffle, otherwise, to FPGA, send reconfigure command and stop the transmission of data source, carry out step 6];
6] FPGA reshuffles;
Processor is chosen corresponding hardware configuration information, and hardware configuration information is write and reshuffled in control module, and utilize and to reshuffle the processing requirements that local dynamic station that control module completes counterweight configuring area reshuffles to meet raw data,
7] utilize the FPGA after configuration to process raw data.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201310670071.8A CN103677916A (en) | 2013-12-10 | 2013-12-10 | On-line reconfiguration system and method based on FPGA |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201310670071.8A CN103677916A (en) | 2013-12-10 | 2013-12-10 | On-line reconfiguration system and method based on FPGA |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN103677916A true CN103677916A (en) | 2014-03-26 |
Family
ID=50315573
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201310670071.8A Pending CN103677916A (en) | 2013-12-10 | 2013-12-10 | On-line reconfiguration system and method based on FPGA |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN103677916A (en) |
Cited By (22)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104570846A (en) * | 2014-12-04 | 2015-04-29 | 中国航空工业集团公司第六三一研究所 | FPGA (field programmable gate array) reconfiguration controller and control method thereof |
| CN104881309A (en) * | 2015-05-20 | 2015-09-02 | 深圳市理邦精密仪器股份有限公司 | Method and device for re-configuring FPGA in ultrasonic system |
| CN105224493A (en) * | 2015-09-29 | 2016-01-06 | 北京时代民芯科技有限公司 | A kind of configuration circuit completing FPGA reprovision by user's input/output port |
| CN106098104A (en) * | 2016-06-11 | 2016-11-09 | 复旦大学 | The test system and method for fpga chip embedded BRAM core |
| CN106775869A (en) * | 2016-12-16 | 2017-05-31 | 四川九洲电器集团有限责任公司 | A kind of loading method and terminal device |
| CN106886505A (en) * | 2017-01-20 | 2017-06-23 | 西南电子技术研究所（中国电子科技集团公司第十研究所） | The local dynamic reconfigurable system of many waveform operations |
| US9792154B2 (en) | 2015-04-17 | 2017-10-17 | Microsoft Technology Licensing, Llc | Data processing system having a hardware acceleration plane and a software plane |
| CN107491342A (en) * | 2017-09-01 | 2017-12-19 | 郑州云海信息技术有限公司 | A kind of more virtual card application methods and system based on FPGA |
| WO2018001329A1 (en) * | 2016-06-29 | 2018-01-04 | 中兴通讯股份有限公司 | Service implementation method and apparatus for programmable device, and communication terminal |
| CN108021413A (en) * | 2017-12-28 | 2018-05-11 | 浙江大华技术股份有限公司 | A kind of FPGA online upgradings method and apparatus |
| CN108563871A (en) * | 2015-05-28 | 2018-09-21 | 阿尔特拉公司 | The method and apparatus for reconfiguring region for configuring and reconfiguring part |
| US10198294B2 (en) | 2015-04-17 | 2019-02-05 | Microsoft Licensing Technology, LLC | Handling tenant requests in a system that uses hardware acceleration components |
| US10216555B2 (en) | 2015-06-26 | 2019-02-26 | Microsoft Technology Licensing, Llc | Partially reconfiguring acceleration components |
| US10270709B2 (en) | 2015-06-26 | 2019-04-23 | Microsoft Technology Licensing, Llc | Allocating acceleration component functionality for supporting services |
| US10296392B2 (en) | 2015-04-17 | 2019-05-21 | Microsoft Technology Licensing, Llc | Implementing a multi-component service using plural hardware acceleration components |
| CN110196729A (en) * | 2018-11-30 | 2019-09-03 | 腾讯科技（深圳）有限公司 | Application program update method, equipment and device and storage medium |
| US10511478B2 (en) | 2015-04-17 | 2019-12-17 | Microsoft Technology Licensing, Llc | Changing between different roles at acceleration components |
| CN110659061A (en) * | 2019-09-03 | 2020-01-07 | 苏州浪潮智能科技有限公司 | FPGA dynamic reconfiguration method, device, equipment and readable storage medium |
| CN110941585A (en) * | 2019-11-26 | 2020-03-31 | 国核自仪系统工程有限公司 | Data processing system based on FPGA |
| CN111460746A (en) * | 2020-03-31 | 2020-07-28 | 上海安路信息科技有限公司 | Method and device for realizing circuit design by FPGA IP soft core and FPGA chip |
| CN111857866A (en) * | 2020-06-29 | 2020-10-30 | 浪潮电子信息产业股份有限公司 | Loading method and device of multiple dynamic cores and computer readable storage medium |
| CN113377450A (en) * | 2021-06-08 | 2021-09-10 | 北京紫玉伟业电子科技有限公司 | Remote loading system based on FPGA and downloading configuration method thereof |
-
2013
- 2013-12-10 CN CN201310670071.8A patent/CN103677916A/en active Pending
Cited By (36)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104570846B (en) * | 2014-12-04 | 2017-10-24 | 中国航空工业集团公司第六三一研究所 | FPGA reconfiguration control methods |
| CN104570846A (en) * | 2014-12-04 | 2015-04-29 | 中国航空工业集团公司第六三一研究所 | FPGA (field programmable gate array) reconfiguration controller and control method thereof |
| US11010198B2 (en) | 2015-04-17 | 2021-05-18 | Microsoft Technology Licensing, Llc | Data processing system having a hardware acceleration plane and a software plane |
| US9792154B2 (en) | 2015-04-17 | 2017-10-17 | Microsoft Technology Licensing, Llc | Data processing system having a hardware acceleration plane and a software plane |
| US10198294B2 (en) | 2015-04-17 | 2019-02-05 | Microsoft Licensing Technology, LLC | Handling tenant requests in a system that uses hardware acceleration components |
| US10511478B2 (en) | 2015-04-17 | 2019-12-17 | Microsoft Technology Licensing, Llc | Changing between different roles at acceleration components |
| US10296392B2 (en) | 2015-04-17 | 2019-05-21 | Microsoft Technology Licensing, Llc | Implementing a multi-component service using plural hardware acceleration components |
| CN104881309A (en) * | 2015-05-20 | 2015-09-02 | 深圳市理邦精密仪器股份有限公司 | Method and device for re-configuring FPGA in ultrasonic system |
| CN104881309B (en) * | 2015-05-20 | 2017-04-26 | 深圳市理邦精密仪器股份有限公司 | Method and device for re-configuring FPGA in ultrasonic system |
| CN108563871A (en) * | 2015-05-28 | 2018-09-21 | 阿尔特拉公司 | The method and apparatus for reconfiguring region for configuring and reconfiguring part |
| CN108563871B (en) * | 2015-05-28 | 2022-05-27 | 阿尔特拉公司 | Method and apparatus for configuring and reconfiguring partial reconfiguration regions |
| US10270709B2 (en) | 2015-06-26 | 2019-04-23 | Microsoft Technology Licensing, Llc | Allocating acceleration component functionality for supporting services |
| US10216555B2 (en) | 2015-06-26 | 2019-02-26 | Microsoft Technology Licensing, Llc | Partially reconfiguring acceleration components |
| CN105224493B (en) * | 2015-09-29 | 2018-01-19 | 北京时代民芯科技有限公司 | It is a kind of that the configuration circuit that FPGA matches somebody with somebody again can be completed by user's input/output port |
| CN105224493A (en) * | 2015-09-29 | 2016-01-06 | 北京时代民芯科技有限公司 | A kind of configuration circuit completing FPGA reprovision by user's input/output port |
| CN106098104A (en) * | 2016-06-11 | 2016-11-09 | 复旦大学 | The test system and method for fpga chip embedded BRAM core |
| WO2018001329A1 (en) * | 2016-06-29 | 2018-01-04 | 中兴通讯股份有限公司 | Service implementation method and apparatus for programmable device, and communication terminal |
| CN107544819A (en) * | 2016-06-29 | 2018-01-05 | 中兴通讯股份有限公司 | It is a kind of for the service implementation method of programming device, device and communication terminal |
| CN107544819B (en) * | 2016-06-29 | 2022-04-19 | 中兴通讯股份有限公司 | Service implementation method and device for programmable device and communication terminal |
| CN106775869A (en) * | 2016-12-16 | 2017-05-31 | 四川九洲电器集团有限责任公司 | A kind of loading method and terminal device |
| CN106775869B (en) * | 2016-12-16 | 2020-08-07 | 四川九洲电器集团有限责任公司 | Loading method and terminal equipment |
| CN106886505A (en) * | 2017-01-20 | 2017-06-23 | 西南电子技术研究所（中国电子科技集团公司第十研究所） | The local dynamic reconfigurable system of many waveform operations |
| CN107491342A (en) * | 2017-09-01 | 2017-12-19 | 郑州云海信息技术有限公司 | A kind of more virtual card application methods and system based on FPGA |
| CN108021413A (en) * | 2017-12-28 | 2018-05-11 | 浙江大华技术股份有限公司 | A kind of FPGA online upgradings method and apparatus |
| CN108021413B (en) * | 2017-12-28 | 2021-08-27 | 浙江大华技术股份有限公司 | FPGA (field programmable Gate array) online upgrading method and device |
| CN110196729B (en) * | 2018-11-30 | 2022-02-08 | 腾讯科技（深圳）有限公司 | Application program updating method, device and apparatus and storage medium |
| CN110196729A (en) * | 2018-11-30 | 2019-09-03 | 腾讯科技（深圳）有限公司 | Application program update method, equipment and device and storage medium |
| US11474815B2 (en) | 2019-09-03 | 2022-10-18 | Inspur Suzhou Intelligent Technology Co., Ltd. | FPGA dynamic reconfiguration method, apparatus, device and readable storage medium |
| CN110659061A (en) * | 2019-09-03 | 2020-01-07 | 苏州浪潮智能科技有限公司 | FPGA dynamic reconfiguration method, device, equipment and readable storage medium |
| CN110659061B (en) * | 2019-09-03 | 2021-03-16 | 苏州浪潮智能科技有限公司 | FPGA dynamic reconfiguration method, device, equipment and readable storage medium |
| CN110941585A (en) * | 2019-11-26 | 2020-03-31 | 国核自仪系统工程有限公司 | Data processing system based on FPGA |
| CN110941585B (en) * | 2019-11-26 | 2023-05-30 | 国核自仪系统工程有限公司 | FPGA-based data processing system |
| CN111460746A (en) * | 2020-03-31 | 2020-07-28 | 上海安路信息科技有限公司 | Method and device for realizing circuit design by FPGA IP soft core and FPGA chip |
| CN111857866A (en) * | 2020-06-29 | 2020-10-30 | 浪潮电子信息产业股份有限公司 | Loading method and device of multiple dynamic cores and computer readable storage medium |
| CN111857866B (en) * | 2020-06-29 | 2022-06-17 | 浪潮电子信息产业股份有限公司 | Loading method and device of multiple dynamic cores and computer readable storage medium |
| CN113377450A (en) * | 2021-06-08 | 2021-09-10 | 北京紫玉伟业电子科技有限公司 | Remote loading system based on FPGA and downloading configuration method thereof |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN103677916A (en) | On-line reconfiguration system and method based on FPGA | |
| CN107015928B (en) | system and method for switching multiple interfaces and system for switching buses | |
| CN108345555B (en) | Interface bridge circuit based on high-speed serial communication and method thereof | |
| CN110865958B (en) | LRM-based integrated switching management module design method | |
| CN104915303A (en) | High-speed digital I/O system based on PXIe bus | |
| CN105208034A (en) | SPI bus and CAN bus protocol converting circuit and method | |
| CN110837486A (en) | FlexRay-CPCIe communication module based on FPGA | |
| CN105446920A (en) | Loongson-based FPGA embedded computer and configuration method thereof | |
| CN102637453B (en) | Phase change memory including serial input/output interface | |
| CN103136163A (en) | Protocol processor chip capable of allocating and achieving FC-AE-ASM and FC-AV protocol | |
| CN111581152A (en) | Reconfigurable hardware acceleration SOC chip system | |
| CN109564562B (en) | Big data operation acceleration system and chip | |
| CN103729320A (en) | Method for implementing CY7C68013 communication on basis of FPGA (field programmable gate array) | |
| CN108628793B (en) | SPI communication circuit and method | |
| CN112148663A (en) | Data exchange chip and server | |
| CN112800001B (en) | High-performance Internet of things hardware platform and method based on ARM platform architecture | |
| CN206258865U (en) | A kind of signal processor ASIC frameworks of restructural | |
| CN115129657A (en) | Programmable logic resource expansion device and server | |
| US9921994B1 (en) | Dynamic credit control in multi-traffic class communication system | |
| CN209784995U (en) | Big data operation acceleration system and chip | |
| CN113626363A (en) | Multi-bus architecture device facing micro-nano satellite-borne computer and control method thereof | |
| US20090327539A1 (en) | Multiple Die System Status Communication System | |
| US20110090924A1 (en) | System to connect a serial scsi array controller to a storage area network | |
| CN112232523A (en) | Domestic artificial intelligence computing equipment | |
| CN103744817A (en) | Communication transforming bridge device from Avalon bus to Crossbar bus and communication transforming method of communication transforming bridge device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| WD01 | Invention patent application deemed withdrawn after publication | ||
| WD01 | Invention patent application deemed withdrawn after publication |
Application publication date: 20140326 |