CN103426453A - Dynamic voltage frequency scaling method and system - Google Patents

Dynamic voltage frequency scaling method and system Download PDF

Info

Publication number
CN103426453A
CN103426453A CN2012101656216A CN201210165621A CN103426453A CN 103426453 A CN103426453 A CN 103426453A CN 2012101656216 A CN2012101656216 A CN 2012101656216A CN 201210165621 A CN201210165621 A CN 201210165621A CN 103426453 A CN103426453 A CN 103426453A
Authority
CN
China
Prior art keywords
voltage
storer
frequency
value
unit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN2012101656216A
Other languages
Chinese (zh)
Other versions
CN103426453B (en
Inventor
姚琮
张丽华
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Huawei Technologies Co Ltd
Original Assignee
Huawei Technologies Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Huawei Technologies Co Ltd filed Critical Huawei Technologies Co Ltd
Priority to CN201210165621.6A priority Critical patent/CN103426453B/en
Publication of CN103426453A publication Critical patent/CN103426453A/en
Application granted granted Critical
Publication of CN103426453B publication Critical patent/CN103426453B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Power Sources (AREA)

Abstract

The invention belongs to the field of communication, and discloses a dynamic voltage frequency scaling method and a system. The dynamic voltage frequency scaling method comprises following steps: a operating voltage of a memorizer is monitored in real time; an operating frequency that is needed by the memorizer at the moment, and a corresponding target voltage of the operating frequency are calculated and determined; the value of the target voltage, the value of a voltage at the moment and a lowest voltage preset value of the memorizer are compared; and a target value of read margin is determined based on the target voltage, so that when the memorizer is provided with the target voltage, the value of read margin is big enough. The system comprises a working load detecting unit, a frequency calculating unit, a target voltage determining unit, a comparing unit, a read margin target value determining unit, a controlling unit, a read margin value change unit, a power consumption management unit, and a frequency adjusting unit. The dynamic voltage frequency scaling method and the system are capable of adjusting the operating voltage of the memorizer to be lower than the preset lowest operating voltage so as to reduce working energy consumption of the memorizer, and at the same time the accuracy of read operation of the memorizer is guaranteed.

Description

Dynamic electric voltage frequency adjustment method and system
Technical field
The present invention relates to the communications field, particularly a kind of dynamic electric voltage frequency adjustment method and system.
Background technology
Along with the raising of frequency of operation and the development of semiconductor technology, the power problems of chip has become an important Consideration in dark Ya Nami integrated circuit, dynamic electric voltage frequency adjustment (Dynamic Voltage Frequency scaling, be called for short DVFS) be the current a kind of dynamic electric voltage frequency adjustment technology be widely adopted at semiconductor applications, the DVFS technology specifically at the running frequency of dynamic adjustments chip and voltage (for same chip, frequency is higher, required voltage is also higher), thus reach energy-conservation purpose.
DVFS technical know-how mainly following formula function (1), (2) is theoretical foundation:
P=aCV 2F (1);
E=P*t=aCV 2F*t (2);
Wherein P is operating load (power), and a is constant; C is load capacitance; V is operating voltage; F is frequency, and t is the time, the energy that E will expend for the required by task of carrying out a duration t.
Can find out from top formula function (1), (2), reduce frequency and can reduce power, but merely reducing frequency can not save energy.Because for a given task, F*t is a constant, only, fall low-frequency voltage that reduces simultaneously, could fall veritably low-energy consumption.
The workflow of typical DVFS technology is as follows:
1, the collection signal relevant with system load, calculate current system load.This process can realize with software, also can realize with hardware.Software realizes it being generally to lay hook in the core of operating system is called, scheduler particularly, and the frequency called according to it judges the load of system.Hardware realizes for example can adopting the chip that the model of Frecscale company is i.Mx31, and the service condition by gathering some core signal interrupt lines, Cache, rambus etc., calculate current system load.
2, according to the present load of system, prognoses system is in the performance of next time period needs.There is multiple prediction algorithm to select, decide according to concrete application.This prediction, both can be realized by software, also can be realized by hardware.
3, the performance of prediction is converted to the frequency needed, thereby adjust the clock setting of chip.
4, according to the corresponding voltage of new frequency computation part.The notice power management module is adjusted the voltage to CPU.This needs special power management chip, such as: the support self-adaptation energy of the MC13783 chip of Freescale company or NS company is adjusted the serial power management chip of (claiming again Pow-erWise) characteristic, they can support small voltage adjustment (25mV) and can be within the extremely short time (tens μ s) complete the adjustment of voltage.
In carrying out research process of the present invention, the inventor finds prior art, and at least there are the following problems:
Storer in chip mainly consists of storage unit, row decoding unit, column decoding unit, clock circuit, sense amplifier, bit line MUX.Wherein storage unit is for storing data, and each storage unit can be deposited a bit binary data.Row decoding, column decoding and bit line MUX for locating a certain storage unit when reading or writing.
Wherein, storage unit is for storing data, and each storage unit can be deposited a bit binary data.Row decoding, column decoding and bit line MUX for locating a certain storage unit when reading or writing; Write circuit converts difference form for the data input under the control of clock signal; Sense amplifier amplifies for the signal voltage that storage unit is read, and adds the process of fast reading.Clock circuit is for the whole read-write operation of controlling SRAM.
And in the prior art, application DVFS technology can't be adjusted to the operating voltage of chip the minimum operating voltage default lower than this chip.
As storer, most important function is the data storages.In order to realize memory function, storer is supported three kinds of basic operations: data keep, and data write, data reading.
And, in read operation, read operation is divided into three phases.First stage is decoding, comprises row decoding and column decoding.In this stage, the bit line BL of bit line MUX and BL_ and data line DL and DL are precharged to VDD.After decoding finishes, storage unit is opened, and on bit line BL and BL_, has voltage difference to occur; Second stage, discharge regime starts.The bit line MUX is delivered to the voltage difference of bit line on DL and DL_.When the voltage difference Delta of DL and DL_ DL reaches design load Δ V; Three phases is about to amplify output stage to start.Now clock circuit triggers, and produces source synchronizing signal (claiming again the SE signal), and the sense amplifier SA that is connected to DL and DL_ end is activated, and DL and DL_ voltage difference delta DL are exaggerated, the binary data output in storage unit.
And the work of sense amplifier in the read operation process can be divided into two processes: the one, pre-charge process, the stray capacitance of pairs of bit line (Bitline) is charged, and makes it to return to high level, for read-write next time is prepared; The 2nd, amplification process, the pairs of bit line signal amplifies processing, the data of being stored with reading cells.When operating voltage is too low, pre-charge current is less, and Slew Rate is lower, and the small signal gain reduces, and the speed of sense amplifier is slower, thereby reduces the reading performance of storer.Be preset with minimum operating voltage therefore producer is all this storer when carrying out chip manufacturing, the minimum voltage preset value, normal with the memory read operation of guaranteeing this chip.
Summary of the invention
The embodiment of the present invention the first purpose is: a kind of dynamic electric voltage frequency adjustment method is provided, is guaranteeing that memory read operation accurately on basis, can adjust to the operating voltage of storer lower than default minimum operating voltage, to reduce the work energy consumption of storer.
The embodiment of the present invention the second purpose is: a kind of dynamic electric voltage frequency adjustment system is provided, utilize this system, guaranteeing that memory read operation accurately on basis, can realize the operating voltage of storer is adjusted to lower than default minimum operating voltage, to reduce the work energy consumption of storer.
A kind of dynamic electric voltage frequency adjustment method that the embodiment of the present invention provides comprises: the operating voltage of Real-Time Monitoring storer, obtain storer current voltage, present load.
According to present load, the current required frequency of operation of calculative determination storer.
According to frequency of operation, determine the target voltage that frequency of operation is corresponding.
The minimum voltage preset value size of difference comparison object voltage, current voltage and storer.
If target voltage is less than or equal to the minimum voltage preset value, and current voltage is greater than the minimum voltage preset value:
According to target voltage, determine read operation preset clearance value desired value, so that storer is when target voltage, the read operation of the storer gap of setting aside some time is enough,: make read operation preset clearance value be updated to read operation preset clearance value desired value, the voltage that inputs to the working current of storer is adjusted into to purpose voltage, according to purpose voltage, regulates the frequency of the read-write clock signal of storer.
Otherwise, the voltage that inputs to the working current of storer is adjusted into to purpose voltage, according to purpose voltage, regulate the frequency of the read-write clock signal of storer.
Therefore, application the present embodiment technical scheme, due to when carrying out the DVFS adjusting, if current purpose voltage is less than or equal to VDDmin and current voltage is greater than VDDmin,, before carrying out DVFS regulation voltage and frequency, at first regulate the RM value of chip memory, with setting aside some time of the read operation that increases storer, to guarantee that memory operation is when the target voltage, setting aside some time of the read operation of storer is enough.Carry out the DVFS adjusting after the RM value is regulated, the operating voltage of dynamic adjustments storer and frequency, realize managing power consumption again.Application the present embodiment technical scheme can be adjusted to the operating voltage of storer the default minimum minium operation voltage lower than storer, and guarantees that its read operation is normal, and does not produce the work confusion.
The accompanying drawing explanation
In order to be illustrated more clearly in the embodiment of the present invention or technical scheme of the prior art, below will the accompanying drawing of required use in embodiment or description of the Prior Art be briefly described, apparently, accompanying drawing in the following describes is only some embodiments of the present invention, for those of ordinary skills, under the prerequisite of not paying creative work, can also obtain according to these accompanying drawings other accompanying drawing.
A kind of dynamic electric voltage frequency adjustment method process flow diagram that Fig. 1 provides for the embodiment of the present invention 1;
A kind of dynamic electric voltage frequency adjustment method process flow diagram that Fig. 2 provides for the embodiment of the present invention 2;
A kind of dynamic electric voltage frequency adjustment method process flow diagram that Fig. 3 provides for the embodiment of the present invention 3;
A kind of dynamic electric voltage frequency adjustment system architecture schematic diagram that Fig. 4 provides for the embodiment of the present invention 4;
A kind of dynamic electric voltage frequency adjustment system architecture schematic diagram that Fig. 5 provides for the embodiment of the present invention 5.
Embodiment
Describe the present invention in detail below in conjunction with accompanying drawing and specific embodiment, in this illustrative examples of the present invention and explanation, be used for explaining the present invention, but not as a limitation of the invention.
Embodiment 1:
The present embodiment provides a kind of dynamic electric voltage frequency adjustment method, and it mainly comprises following process step:
Step 101: the Real-Time Monitoring storer, obtain storer current voltage, present load.
Can be, but not limited in the present embodiment by operating voltage and the load of detection of stored device in real time of load detecting module, Real-time Obtaining current voltage Vcur, present load, and carry out respectively following step after every monitoring obtains current voltage, present load.
Step 102: according to present load, the current required frequency of operation of calculative determination storer.
According to predetermined DVFS regulation strategy, the frequency of operation Ftar that the calculative determination load is required.
Step 103: according to frequency of operation, determine target voltage corresponding to frequency of operation (being designated as Vtar).
In the present embodiment, can inquire about the voltage to frequency mapping table by user preset, determine target voltage corresponding to this frequency of operation (being designated as Vtar), wherein in the voltage to frequency mapping table, prestore: frequency of operation, and be set with the target voltage corresponding with this frequency of operation for each frequency of operation.
Step 104: minimum voltage preset value (the being designated as VDDmin) size of the accurate voltage of comparison object (being designated as Vtar) and storer, the relatively size of the minimum voltage preset value VDDmin of current voltage (being designated as Vcur) and storer.
Step 105: if Vtar<=VDDmin and Vcur>VDDmin perform step 106; Otherwise, do not change the RM value, carry out 107.
Step 106: the RM value of regulating storer.
Read operation preset clearance value (Read Margin, be called for short RM) with storer read set aside some time can be by the adjusting of RM value, and the setting aside some time of read operation of regulating storer, when the operating voltage that makes to guarantee storer is target voltage, setting aside some time of the read operation of storer is enough.Be that this step is at first by regulating the RM value, improving the read operation of this storer sets aside some time, to avoid follow-up when the operating voltage by storer is adjusted to lower than target voltage, this memory read operation will lose efficacy or occur mistake, caused chip functions abnormal.
The control method of the RM value of storer can be determined according to the situation of different memory in this step.
The storer of various producers has the input configuration port of RM value;
Storer as the production of Virage company, the input configuration port of the RM value that it is reserved is: RM[3:0] the pin port, its RM value configuration enable pin port is RME, when configuration, at first make RM value configuration enable pin enable, thereby to RM[3:0] even can there is the RM value that enough read operations are set aside some time when predetermined the guaranteed storer of pin port input is operated in Vtar, after the RM value of new memory more, the read operation of storer is set aside some time and is become large, becomes the read operation that the user wants and sets aside some time.
The RM value of the adjusting storer of the storer of producing for Virage company, carry out main as follows:
When Vtar<=VDDmin and Vcur>VDDmin, make storer pin RME=1, carry out following RM value assignment input operation: RM=4 ' b0000(4 bit value 0000, this numerical value is that the user is according to analysis of experimental data predefine numerical value), even can there is the RM value that enough read operations are set aside some time while making storer be operated in Vtar.
The storage that TSMC company produces, the input configuration port of the RM value that it is reserved is: TSEL[1:0] the pin port, because such storer is not supported dynamic-configuration, therefore before carrying out the setting of RM value, at first the Clock gating of reference-to storage is opened, guarantee that its read-write operation does not exist, then to RM value configuration enable pin port, be TSEL[1:0] even can there is the RM value that enough read operations are set aside some time when predetermined the guaranteed storer of input is operated in Vtar, after the RM value of new memory more, the read operation of storer is set aside some time and is become large, become the time that the user wants.
Step 107: the voltage that will input to the working current of storer is adjusted into purpose voltage.
After the read operation that the power managed module regulates storer after step 106 is set aside some time, storer is carried out to regulating power consumption, the voltage that inputs to the working current of storer is adjusted into to purpose voltage by the current voltage that originally was greater than target voltage, its operating voltage is descended.
Concrete voltage adjusting method can be, but not limited to according to existing techniques in realizing.
Step 108: regulate the frequency of operation of storer, make the frequency of operation of this storer equal frequency of operation definite in step 102.
According to predetermined DVFS regulation strategy, the control clock of the storer that resets, according to purpose voltage, corresponding frequency of operation is carried out corresponding frequency division, and the frequency of operation of storer is adjusted to the frequency of operation Ftar that this purpose voltage is corresponding.
Therefore, application the present embodiment technical scheme, due to when carrying out the DVFS adjusting, if current purpose voltage is less than or equal to VDDmin and current voltage is greater than VDDmin,, before carrying out DVFS regulation voltage and frequency, at first regulate the RM value of chip memory, with setting aside some time of the read operation that increases storer, to guarantee that memory operation is when the target voltage, setting aside some time of the read operation of storer is enough.Carry out the DVFS adjusting after the RM value is regulated, the operating voltage of dynamic adjustments storer and frequency, realize managing power consumption again.Application the present embodiment technical scheme can be adjusted to the operating voltage of storer the default minimum minium operation voltage lower than storer, and guarantees that its read operation is normal, and does not produce the work confusion.
Embodiment 2:
A kind of dynamic electric voltage frequency adjustment method shown in Figure 2, that the present embodiment provides, itself and 1 difference of embodiment mainly are:
Step 104 relatively after, while being no when comparative result, before step 107, also comprise step 201,202 in step 105:
Step 201: if Vtar>VDDmin and Vcur<VDDmin perform step 202; Otherwise, do not regulate the RM value, perform step 107.
If current voltage is lower than the predeterminated voltage minimum value lower limit VDDmin of storer, apply the method for the present embodiment, in upper DVFS adjustment process once, before being adjusted to lower than VDDmin by operating voltage, regulated the RM value, the read operation of storer is set aside some time than the increase of setting aside some time of acquiescence.
Step 202: the read operation preset clearance value of storer is set as to the manufacturer's recommended value.Then perform step 107.
Be less than VDDmin if be judged to be current voltage, and target voltage is greater than VDDmin, in this step the RM value of storer being regulated can manufacturer's recommended value, i.e. RM default value.Thereby guaranteeing further to guarantee work efficiency, the operating rate of storer on the basis that meets user's request that its DVFS regulates.
Therefore, application the present embodiment technical scheme, its further beneficial effect with respect to embodiment 1 is: it except can adjusting to the operating voltage of storer lower than default minimum voltage lower limit in DVFS regulates, also further at current voltage, be less than VDDmin, and the purpose voltage of wanting to be adjusted to is while being greater than VDDmin, its RM value can also be adjusted to the RM preset value, and make guaranteeing that the DVFS adjusting reaches on user preset effect basis, make common group of storer particularly read operation there is higher speed and efficiency, make storer there is higher synthetic operation performance.
Embodiment 3:
A kind of dynamic electric voltage frequency adjustment method shown in Figure 3, that the present embodiment provides, itself and 2 differences of embodiment mainly comprise:
After step 105 is determined the RM value that needs the adjusting storer, before regulating to the RM value of step 106 execute store, also further comprise the following steps 301-303:
Step 301: whether the detection of stored device is current in running order.
In this step, can be by the detection of stored device for the gate state of read-write clock of the clock signal of carrying out read-write operation is provided, current in open mode or closure state by judging this gate, and judge whether this storer is current in running order.
Step 302: if storer is current in off working state, perform step 303, otherwise perform step 106.
If this gate is current in closed condition, can judge that this storer is current in the reading writing working state, perform step 303; If this gate in open mode, can judge that this storer is current in off working state; Directly perform step 106, regulate the RM value of storer
Step 303: control store makes the storer state that quits work.
In this step, can open the Clock gating of storer, make the storer state that quits work, guarantee that storer is current after off working state, redirect execution step 106, the RM value of regulating storer.
In addition, after step 201 is determined the RM value of regulating storer, before step 202 is regulated back preset value by the RM value of storer, also further comprise the following steps 304-306:
Step 304: whether the detection of stored device is current in running order.
With step 301 in like manner.
Step 305: if storer is current in off working state, perform step 306, otherwise perform step 108.
If this gate is current in closed condition, can judge that this storer is current in the reading writing working state, perform step 306; If this gate in open mode, can judge that this storer is current in off working state; Directly perform step 202, regulate the RM value of storer.
Step 306: control store makes the storer state that quits work.
In this step, can open the Clock gating of storer, make the storer state that quits work, guarantee that storer is current after off working state, redirect execution step 202, the RM value of regulating storer.
Therefore, application the present embodiment technical scheme, the storer of the dynamic adjustments RM value that can make the present embodiment technical scheme when being applicable to be supported in the reading writing working state, also further support can be applied in the storer of dynamic adjustments RM value while not being supported in the reading writing working state, and the present embodiment technical scheme is applicable to various storeies.
Embodiment 4:
Fig. 4 provides a kind of dynamic electric voltage frequency adjustment system 400, and it mainly comprises: operating load detecting unit 401, frequency computation part unit 402, target voltage determining unit 403, comparing unit 404, read operation preset clearance value desired value determining unit 405, control module 406, read operation preset clearance value changing unit 407, power management unit 408, frequency adjustment unit 409.The annexation of each several part and principle of work decayed tooth are as follows:
Operating load detecting unit 401, be electrically connected to the storer 100 of being regulated by DVFS, for the operating voltage of Real-Time Monitoring storer 100, obtains storer 100 current voltages (being designated as Vcur), present load.The specific works principle can be, but not limited to the record in refer step 101.
Frequency computation part unit 402, be electrically connected to operating load detecting unit 401, for according to present load, and the current required frequency of operation of calculative determination storer 100.The needed frequency of operation Ftar of present load is determined according to load in frequency computation part unit 402, can root bathes predetermined DVFS regulation strategy and determines.
Target voltage determining unit 403, with frequency computation part unit 402, operating load detecting unit 401, be electrically connected to, be used for according to frequency of operation Ftar and present load, determine the target voltage that frequency of operation Ftar is corresponding (being designated as Vtar) wherein, in the present embodiment, some target voltage can be, but not limited to the minimum voltage preset value lower than this storer 100.
Can also in system 400, set a storage unit 410 in the present embodiment system 400, prestore the voltage to frequency mapping table in this storage unit 410, in the voltage to frequency mapping table, prestore: frequency of operation Ftar and target voltage corresponding to each frequency of operation Ftar, wherein, in the present embodiment, some target voltage can be, but not limited to the minimum voltage preset value lower than this storer 100.
Target voltage determining unit 403 can, by the voltage to frequency mapping table in inquiry storage unit 410, be determined above-mentioned frequency of operation like this.
Comparing unit 404, with operating load detecting unit 401, target voltage determining unit 403, be electrically connected to respectively, minimum voltage preset value VDDmin size for comparison object voltage Vtar and storer 100, compare current voltage Vcur and minimum voltage preset value VDDmin size, and comparative result is inputed to control module 406, so that control module 406 according to this comparative result, determines whether to need to regulate the RM value, and carries out the control to other unit.
Read operation preset clearance value desired value determining unit 405, with comparing unit 404, control module 406, be electrically connected to respectively, for under the control of control module 406, according to target voltage Vtar, determine the RM value desired value corresponding with this target voltage, to guarantee that storer 100 is when the target voltage Vtar, the read operation of storer 100 gap of setting aside some time is enough.
Can be, but not limited in the present embodiment referring to shown in embodiment 1, when satisfy condition 1:Vtar<=VDDmin and Vcur>VDDmin, according to target voltage Vtar, determine and can guarantee that storer 100 read operations have the RM value that enough read operations are set aside some time;
Further, on 1 the basis of not satisfying condition, can not change the RM value, by the direct predetermined DVFS regulation strategy of control module 406, indication power management unit 408 is adjusted to purpose voltage by the operating voltage of storer 100; Work clock by 409 pairs of storeies 100 of frequency adjustment unit is resetted, the frequency division adjustment, with the frequency of operation by storer 100, is adjusted to the definite frequency of operation of frequency determining unit.
Perhaps further, on 1 the basis of not satisfying condition, can also be as described in Example 2, further determine whether satisfy condition 2:Vtar>VDDmin and Vcur<VDDmin, if satisfy condition 2, using producer's preset value (being RM value default value) as RM value desired value, with indication read operation preset clearance value changing unit 407 by current RM value this RM value default value more; Otherwise do not change the RM value, by the direct predetermined DVFS regulation strategy of control module 406, indication power management unit 408 is adjusted to purpose voltage by the operating voltage of storer 100; Work clock by 409 pairs of storeies 100 of frequency adjustment unit is resetted, the frequency division adjustment, with the frequency of operation by storer 100, is adjusted to the definite frequency of operation of frequency determining unit.
Read operation preset clearance value changing unit 407, under controlling at control module 406, change to the RM desired value by the RM value of storer 100.The change technical scheme of concrete RM value can be, but not limited to the record referring to embodiment 106.
Control module 406, be electrically connected to respectively with read operation preset clearance value changing unit 407, power management unit 408, frequency adjustment unit 409 in the present embodiment, as the master control set of the present embodiment system 400, controls the work of unit.
Power management unit 408, under controlling at control module 406, be adjusted into purpose voltage by the voltage that inputs to the working current of storer 100.Its voltage regulation techniques scheme can be, but not limited to reference to prior art.
Frequency adjustment unit 409, under controlling at control module 406, the frequency of operation of regulating storer 100, making its frequency of operation is the definite frequency of operation Ftar in frequency computation part unit 402.It can be specifically to reset the work clock of storer 100 that the frequency modulation of frequency adjustment unit 409 is processed, and makes its work clock re-start frequency division, the new service frequency signal that output frequency is Ftar, the new read-write clock signal as storer 100.
Therefore, application the present embodiment technical scheme, owing to also being provided with in the present embodiment comparing unit 404, read operation preset clearance value desired value determining unit 405, read operation preset clearance value changing unit 407, therefore when implementing, can be according to storer 100 current voltage Vcur, target voltage Vtar is default respectively at the minimum voltage preset value VDDmin(producer of storer 100) big or small comparative result, and at current voltage Vcur higher than VDDmin, and target voltage Vtar lower than or while equaling VDDmin, regulate (VDFS adjusting) before in operating voltage and the frequency of operation of carrying out storer 100, at first by read operation preset clearance value desired value determining unit 405, read operation preset clearance value changing unit 407 is adjusted to the RM desired value by the RM value of storer 100, guarantee when storer 100 is operated in purpose voltage, its read operation growth of setting aside some time, can guarantee its read operation to set aside some time enough and guarantee that the read-write operation of storer 100 normally and not causes confusion.Therefore application the present embodiment technical scheme can be adjusted to the operating voltage of storer 100 the default minimum minium operation voltage lower than storer 100, and guarantees that its read operation is normal, and does not produce the work confusion.
Embodiment 5:
Shown in Figure 5, the present embodiment dynamic electric voltage frequency adjustment system 500 mainly comprises with 4 differences of embodiment:
Memory operation state detection unit 501, be electrically connected to respectively with control module 406 and the storer 400 that is conditioned, under controlling at control module 406, detects the duty of described storer, and to control module 406 feedback testing results;
Memory operation status unit 502, be electrically connected to respectively with control module 406 and the storer 400 that is conditioned, under controlling at control module 406, stops the work of described storer.
In the present embodiment system 500, control module 406 determines that at the comparative result according to comparing unit the voltage comparative result meets the condition 1 shown in embodiment 4, perhaps meet shown in embodiment 4 after condition 2, RM value at control module 406 indication read operation preset clearance value changing unit change storeies (is made as predetermined RM value desired value (can be the RM preset value of former manufacturer's recommended or the RM value desired value redefined by operation preset clearance value desired value determining unit) before by it, further whether control module 406 instruction memory duty detecting unit 501 detection of stored devices are current in running order, if, control module 406 further instruction memory working state control unit 502 work, memory operation status unit 502 stops the work of described storer, otherwise control module 406 control read operation preset clearance value desired value determining units, read operation preset clearance value changing unit, power management unit, frequency adjustment unit are processed accordingly.
Therefore, application the present embodiment technical scheme, because the present embodiment also is provided with memory operation state detection unit 501, memory operation status unit 502, therefore can when guaranteeing this storer in off working state, just carry out the change of RM value, therefore the storer of the present embodiment technical scheme dynamic adjustments RM value when being applicable to be supported in the reading writing working state, also further can expand to the storer of dynamic adjustments RM value while not being supported in the reading writing working state, the present embodiment technical scheme is applicable to various storeies.Its range of application is wider.
Device embodiment described above is only schematic, the wherein said unit as the separating component explanation can or can not be also physically to separate, the parts that show as unit can be or can not be also physical locations, can be positioned at a place, or also can be distributed on a plurality of network element.Can select according to the actual needs some or all of module wherein to realize the purpose of the present embodiment scheme.Those of ordinary skills in the situation that do not pay performing creative labour, can understand and implement.
Through the above description of the embodiments, those skilled in the art can be well understood to the mode that each embodiment can add essential general hardware platform by software and realize, can certainly pass through hardware.Understanding based on such, the part that technique scheme contributes to prior art in essence in other words can embody with the form of software product, this computer software product can be stored in computer-readable recording medium, as ROM/RAM, magnetic disc, CD etc., comprise that some instructions are with so that a computer equipment (can be personal computer, server, or the network equipment etc.) carry out the described method of some part of each embodiment or embodiment.
Above-described embodiment, do not form the restriction to this technical scheme protection domain.The modification of doing within any spirit at above-mentioned embodiment and principle, be equal to and replace and improvement etc., within all should being included in the protection domain of this technical scheme.

Claims (9)

1. a dynamic electric voltage frequency adjustment method, is characterized in that, comprising:
The operating voltage of Real-Time Monitoring storer, obtain described storer current voltage, present load;
According to described present load, the current required frequency of operation of the described storer of calculative determination;
According to described frequency of operation, determine the target voltage that described frequency of operation is corresponding;
The minimum voltage preset value size of more described target voltage, described current voltage and described storer respectively;
If described target voltage is less than or equal to described minimum voltage preset value, and described current voltage is greater than described minimum voltage preset value:
According to described target voltage, determine described read operation preset clearance value desired value, so that described storer is when described target voltage, the read operation of the described storer gap of setting aside some time is enough:
Make described read operation preset clearance value be updated to described read operation preset clearance value desired value,
The voltage that inputs to the working current of described storer is adjusted into to described purpose voltage,
According to described purpose voltage, regulate the frequency of the read-write clock signal of described storer; Otherwise,
The voltage that inputs to the working current of described storer is adjusted into to described purpose voltage,
According to described purpose voltage, regulate the frequency of the read-write clock signal of described storer.
2. dynamic electric voltage frequency adjustment method according to claim 1, is characterized in that, comprising:
According to described frequency of operation, determine the target voltage that described frequency of operation is corresponding; Be specially:
According to described work frequently, the voltage to frequency mapping table that inquiry prestores, determine the current described storer required frequency of operation that works,
In described voltage to frequency mapping table, prestore: frequency of operation, target voltage corresponding to each described frequency of operation.
3. dynamic electric voltage frequency adjustment method according to claim 1, is characterized in that,
After the minimum voltage preset value size of more described target voltage, described current voltage and described storer respectively,
Before the voltage of the working current that will input to described storer is adjusted into described purpose voltage, also comprise:
If described target voltage is greater than described minimum voltage preset value, and described current voltage is less than described minimum voltage preset value:
The read operation preset clearance value of described storer is set as to the manufacturer's recommended value.
4. according to claim 1 or 2 or 3 described dynamic electric voltage frequency adjustment methods, it is characterized in that,
Determine described read operation preset clearance value desired value according to described target voltage after, before determining according to described target voltage and reseting described read operation preset clearance value, also comprise:
Determine that described storer is current whether in the reading writing working state, if so, control described storer, stop the duty of described storer.
5. dynamic electric voltage frequency adjustment method according to claim 4, is characterized in that,
Determine that described storer is current whether in the reading writing working state, specifically:
Detect the gate-control signal of the read-write clock of described storer, judge that described gate is current in open mode or closure state,
If described gate is current in closure state, judge that described storer is in the reading writing working state; If described gate is current in open mode, judge that described storer is in off working state;
Control described storer, stop the duty of described storer, specifically:
Open described Clock gating, make the described storer state that quits work.
6. according to claim 1 or 2 or 3 described dynamic electric voltage frequency adjustment methods, it is characterized in that,
Described read operation preset clearance value desired value is fixed as: 4 bit values 0000.
7. a dynamic electric voltage frequency adjustment system, is characterized in that, comprising:
The operating load detecting unit, for the operating voltage of Real-Time Monitoring storer, obtain described storer current voltage, present load;
The frequency computation part unit, for according to described present load, the current required frequency of operation of the described storer of calculative determination;
The target voltage determining unit, for according to described frequency of operation, determine the target voltage that described frequency of operation is corresponding;
Comparing unit, for the minimum voltage preset value size of more described target voltage and described storer, more described current voltage and described minimum voltage preset value size;
Read operation preset clearance value desired value determining unit, for according to described target voltage, determine described read operation preset clearance value desired value, so that described storer is when described target voltage, the read operation of the described storer gap of setting aside some time is enough;
Control module, for controlling described read operation preset clearance value changing unit, power management unit, frequency adjustment unit;
Read operation preset clearance value changing unit, under controlling at described control module, change described read operation preset clearance value, and described read operation preset clearance value can be updated to: described read operation preset clearance value desired value, manufacturer's recommended value;
Power management unit, under controlling at described control module, be adjusted into described purpose voltage by the voltage that inputs to the working current of described storer;
The frequency adjustment unit, for according to described purpose voltage, regulate the frequency of the read-write clock signal of described storer.
8. a kind of dynamic electric voltage frequency adjustment system according to claim 7, is characterized in that, comprising:
Storage unit prestores the voltage to frequency mapping table in described storage unit, in described voltage to frequency mapping table, prestores: frequency of operation, target voltage corresponding to each described frequency of operation;
Described target voltage determining unit is query unit, for inquiring about described voltage to frequency mapping table, determines described frequency of operation.
9. according to the described a kind of dynamic electric voltage frequency adjustment system of claim 7 or 8, it is characterized in that, comprising:
The memory operation state detection unit, under controlling at described control module, detect described storer current whether in running order;
The memory operation status unit, under controlling at described control module, stop the work of described storer.
CN201210165621.6A 2012-05-25 2012-05-25 Dynamic voltage frequency control method and system Active CN103426453B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201210165621.6A CN103426453B (en) 2012-05-25 2012-05-25 Dynamic voltage frequency control method and system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201210165621.6A CN103426453B (en) 2012-05-25 2012-05-25 Dynamic voltage frequency control method and system

Publications (2)

Publication Number Publication Date
CN103426453A true CN103426453A (en) 2013-12-04
CN103426453B CN103426453B (en) 2015-12-16

Family

ID=49651081

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201210165621.6A Active CN103426453B (en) 2012-05-25 2012-05-25 Dynamic voltage frequency control method and system

Country Status (1)

Country Link
CN (1) CN103426453B (en)

Cited By (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103794218A (en) * 2014-01-27 2014-05-14 东南大学 DVFS method for AAC
CN104409097A (en) * 2014-10-10 2015-03-11 北京航空航天大学 Method for achieving low-power control in a non-valatile asynchronous logical circuit through power supply detection
CN105518563A (en) * 2014-12-12 2016-04-20 上海兆芯集成电路有限公司 Dynamic voltage frequency scaling system and associated method
CN108255774A (en) * 2016-12-28 2018-07-06 三星电子株式会社 Application processor, computing system and its operating method including the processor
CN109002356A (en) * 2018-06-06 2018-12-14 北京嘉楠捷思信息技术有限公司 Chip frequency modulation method and device of computing equipment, computing force board, computing equipment and storage medium
CN109086130A (en) * 2018-06-06 2018-12-25 北京嘉楠捷思信息技术有限公司 Chip frequency modulation method and device of computing equipment, computing force board, computing equipment and storage medium
CN109725700A (en) * 2017-10-29 2019-05-07 上海寒武纪信息科技有限公司 Dynamic voltage adjustment frequency modulation device and method
CN110109797A (en) * 2018-02-01 2019-08-09 爱思开海力士有限公司 The operating method of Memory Controller, storage system and Memory Controller
CN110600064A (en) * 2018-06-13 2019-12-20 南亚科技股份有限公司 Memory device and voltage control method thereof
CN110762794A (en) * 2019-10-31 2020-02-07 广东美的制冷设备有限公司 Power supply voltage determining method and device, compressor and air conditioner
CN111897410A (en) * 2020-07-15 2020-11-06 展讯通信(上海)有限公司 System component power consumption optimization method and device, electronic equipment and storage medium
CN112639675A (en) * 2018-10-15 2021-04-09 华为技术有限公司 Method for dynamically modulating frequency of internal memory and electronic equipment
CN114301504A (en) * 2021-12-20 2022-04-08 山东领能电子科技有限公司 Bluetooth baseband chip IP core framework based on DVFS and working method thereof

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1516000A (en) * 2002-10-14 2004-07-28 ض� Method for dynamically changing working frequency and morking voltage of electronic equipment and its device
US20080203993A1 (en) * 2007-02-27 2008-08-28 Samsung Electronics Co., Ltd. Dynamically scaling apparatus for a system on chip power voltage
US20090204831A1 (en) * 2008-02-08 2009-08-13 Texas Instruments Incorporated Global hardware supervised power transition management circuits, processes and systems
US20100023653A1 (en) * 2008-07-25 2010-01-28 Anton Rozen System and method for arbitrating between memory access requests

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1516000A (en) * 2002-10-14 2004-07-28 ض� Method for dynamically changing working frequency and morking voltage of electronic equipment and its device
US20080203993A1 (en) * 2007-02-27 2008-08-28 Samsung Electronics Co., Ltd. Dynamically scaling apparatus for a system on chip power voltage
US20090204831A1 (en) * 2008-02-08 2009-08-13 Texas Instruments Incorporated Global hardware supervised power transition management circuits, processes and systems
US20100023653A1 (en) * 2008-07-25 2010-01-28 Anton Rozen System and method for arbitrating between memory access requests

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
卢春鹏: "动态电压与频率调节在降低功耗中的作用", 《单片机与嵌入式系统应用》, no. 5, 1 May 2007 (2007-05-01), pages 12 - 17 *

Cited By (24)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103794218A (en) * 2014-01-27 2014-05-14 东南大学 DVFS method for AAC
CN103794218B (en) * 2014-01-27 2017-02-01 东南大学 DVFS method for AAC
CN104409097A (en) * 2014-10-10 2015-03-11 北京航空航天大学 Method for achieving low-power control in a non-valatile asynchronous logical circuit through power supply detection
CN104409097B (en) * 2014-10-10 2017-10-13 北京航空航天大学 A kind of utilization power detecting realizes the Low-power-consumptiocontrol control method of non-volatile asynchronous loogical circuit
CN105518563A (en) * 2014-12-12 2016-04-20 上海兆芯集成电路有限公司 Dynamic voltage frequency scaling system and associated method
CN105518563B (en) * 2014-12-12 2017-02-22 上海兆芯集成电路有限公司 Dynamic voltage frequency scaling system and associated method
CN108255774A (en) * 2016-12-28 2018-07-06 三星电子株式会社 Application processor, computing system and its operating method including the processor
CN108255774B (en) * 2016-12-28 2023-09-22 三星电子株式会社 Application processor, computing system including the same, and method of operating the same
US11656675B2 (en) 2016-12-28 2023-05-23 Samsung Electronics Co., Ltd. Application processor performing a dynamic voltage and frequency scaling operation, computing system including the same, and operation method thereof
CN109725700A (en) * 2017-10-29 2019-05-07 上海寒武纪信息科技有限公司 Dynamic voltage adjustment frequency modulation device and method
CN110109797A (en) * 2018-02-01 2019-08-09 爱思开海力士有限公司 The operating method of Memory Controller, storage system and Memory Controller
CN109002356B (en) * 2018-06-06 2022-06-10 北京嘉楠捷思信息技术有限公司 Chip frequency modulation method and device of computing equipment, computing force board, computing equipment and storage medium
CN109086130B (en) * 2018-06-06 2022-06-10 北京嘉楠捷思信息技术有限公司 Chip frequency modulation method and device of computing equipment, computing force board, computing equipment and storage medium
US11502693B2 (en) 2018-06-06 2022-11-15 Canaan Creative Co., Ltd. Chip frequency modulation method and apparatus of computing device, hash board, computing device and storage medium
CN109086130A (en) * 2018-06-06 2018-12-25 北京嘉楠捷思信息技术有限公司 Chip frequency modulation method and device of computing equipment, computing force board, computing equipment and storage medium
CN109002356A (en) * 2018-06-06 2018-12-14 北京嘉楠捷思信息技术有限公司 Chip frequency modulation method and device of computing equipment, computing force board, computing equipment and storage medium
CN110600064A (en) * 2018-06-13 2019-12-20 南亚科技股份有限公司 Memory device and voltage control method thereof
CN112639675A (en) * 2018-10-15 2021-04-09 华为技术有限公司 Method for dynamically modulating frequency of internal memory and electronic equipment
CN112639675B (en) * 2018-10-15 2023-10-20 华为技术有限公司 Method for dynamically modulating frequency of internal memory and electronic equipment
CN110762794A (en) * 2019-10-31 2020-02-07 广东美的制冷设备有限公司 Power supply voltage determining method and device, compressor and air conditioner
CN110762794B (en) * 2019-10-31 2021-07-20 广东美的制冷设备有限公司 Power supply voltage determining method and device, compressor and air conditioner
CN111897410A (en) * 2020-07-15 2020-11-06 展讯通信(上海)有限公司 System component power consumption optimization method and device, electronic equipment and storage medium
CN111897410B (en) * 2020-07-15 2022-12-06 展讯通信(上海)有限公司 System component power consumption optimization method and device, electronic equipment and storage medium
CN114301504A (en) * 2021-12-20 2022-04-08 山东领能电子科技有限公司 Bluetooth baseband chip IP core framework based on DVFS and working method thereof

Also Published As

Publication number Publication date
CN103426453B (en) 2015-12-16

Similar Documents

Publication Publication Date Title
CN103426453B (en) Dynamic voltage frequency control method and system
CN104700886B (en) Memory circuit with power supply status sensor
KR101155757B1 (en) Efficiency-based determination of operational characteristics
CN108693938A (en) The thermal throttle of memory devices
CN101578565B (en) Method and apparatus for power throttling a processor in an information handling system
CN101865151B (en) Method and device for controlling rotation speed of fan and network equipment
US9244519B1 (en) Storage system with data transfer rate adjustment for power throttling
CN104160357A (en) Controlling a cooling system for a computer system
US10831384B2 (en) Memory device with power management
US8112250B2 (en) Processor power management
US9405356B1 (en) Temperature compensation in data storage device
US20050268121A1 (en) Power management of storage units in a storage array
US20100268968A1 (en) Managing processor power-performance states
US20110093726A1 (en) Memory Object Relocation for Power Savings
KR101718462B1 (en) Enhanced dynamic memory management with intelligent current/power consumption minimization
CN109558071A (en) The reactive power management of non-volatile memory controller
US20220206874A1 (en) Determination of workload distribution across processors in a memory system
TW201030505A (en) Power management for processing unit
US20190004723A1 (en) Throttling components of a storage device
US11237612B2 (en) Charge-sharing capacitive monitoring circuit in a multi-chip package to control power
US9367353B1 (en) Storage control system with power throttling mechanism and method of operation thereof
CN104635797A (en) Area detection control method for temperature of server mainboard
GB2510339A (en) Method and apparatus for read measurement of a plurality of resistive memory cells
US20100148708A1 (en) Voltage scaling of an electric motor load to reduce power consumption
CN104597983A (en) Regulation method of revolving speed of computer and mainboard system

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant