CN103414877A - Image frame multiplication processing method based on high-speed memory dynamic burst length - Google Patents
Image frame multiplication processing method based on high-speed memory dynamic burst length Download PDFInfo
- Publication number
- CN103414877A CN103414877A CN2013103309101A CN201310330910A CN103414877A CN 103414877 A CN103414877 A CN 103414877A CN 2013103309101 A CN2013103309101 A CN 2013103309101A CN 201310330910 A CN201310330910 A CN 201310330910A CN 103414877 A CN103414877 A CN 103414877A
- Authority
- CN
- China
- Prior art keywords
- speed memory
- frame
- image
- burst length
- processing method
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Landscapes
- Image Input (AREA)
- Memory System Of A Hierarchy Structure (AREA)
- Controls And Circuits For Display Device (AREA)
Abstract
Provided is an image frame multiplication processing method based on a high-speed memory dynamic burst length. Two frames of effective image buffer areas are arranged in a high-speed memory, the high-speed memory is externally provided with a write-in port and a read-out port, and the write-in port and the read-out port further correspond to the two frames of effective image buffer areas respectively. The image information before frame multiplication is connected with the write-in port of the high-speed memory through an external buffer, and the image information after frame multiplication is connected with the read-out port of the high-speed memory through the external buffer. Frame multiplication of any integer multiple is carried out by the way of controlling the image data burst length of the write-in and read-out high-speed memory. By means of the image frame multiplication processing method based on the high-speed memory dynamic burst length, the frame rate improvement of any integer multiple can be effectively conducted, moreover, an image frame multiplication chase prevention algorithm is included, the problem that a picture includes two frames of images front and back is solved, image processing programming engineering using the algorithm can perfectly supply the needed frame rate to users.
Description
Technical field
The present invention relates to the technical field of video monitoring, is a kind of times frame processing method of image based on high-speed memory dynamic burst length specifically.
Background technology
Frame per second is the picture number that per second shows, frame per second directly affects the picture fluency, and to the picture fluency, be directly proportional: frame per second is larger, and picture is more smooth; Frame per second is less, and picture more has the sense of beating.
Along with the development of image processing techniques, various video formats all need to use the frame per second lift technique to the conversion of standard SMPTE video format and to the docking of display device.
Summary of the invention
The technical problem to be solved in the present invention is to provide a kind of times frame processing method of image based on high-speed memory dynamic burst length.
The technical scheme that the present invention takes for the technical problem existed in the solution known technology is:
Image based on high-speed memory dynamic burst length times frame processing method of the present invention, two frame effective image buffering areas are set in high-speed memory, high-speed memory writes and reads two kinds of interfaces to being outside equipped with, and write and read interface respectively separately corresponding to above-mentioned two frame effective image buffer areas, image information before times frame is connected with the inbound port of writing of high-speed memory by the external cache device, image information after times frame is connected with the port of reading of high-speed memory by the external cache device, by control, write times frame that carries out the arbitrary integer multiple with the view data burst length of reading high-speed memory.
The present invention can also adopt following technical measures:
The corresponding connection of above-mentioned each effective image buffering area writes and reads interface.
In described two frame effective image buffer area A, B, the end address of the A field picture data of storing in the A buffering area is identical with the initial address of the B field picture data of B buffer area storage.
Advantage and good effect that the present invention has are:
Image based on high-speed memory dynamic burst length times frame processing method of the present invention, can effectively carry out arbitrary integer frame per second doubly and promote, and contain that image times frame is anti-catches up with algorithm, the problem of two two field pictures before and after can not occurring in a width picture to comprise.The image processing program project engineering of using this algorithm to carry out, can perfectly provide the user required frame per second.
The accompanying drawing explanation
Fig. 1 is the schematic diagram of times frame processing method of the image based on high-speed memory dynamic burst length of the present invention.
Embodiment
The present invention will be described in detail referring to drawings and Examples.
Fig. 1 is the schematic diagram of times frame processing method of the image based on high-speed memory dynamic burst length of the present invention.
As shown in Figure 1, image based on high-speed memory dynamic burst length times frame processing method of the present invention, two frame effective image buffering areas are set in high-speed memory, high-speed memory writes and reads two kinds of interfaces to being outside equipped with, and write and read interface respectively separately corresponding to above-mentioned two frame effective image buffer areas, image information before times frame is connected with the inbound port of writing of high-speed memory by the external cache device, image information after times frame is connected with the port of reading of high-speed memory by the external cache device, by control, write times frame that carries out the arbitrary integer multiple with the view data burst length of reading high-speed memory.
The corresponding connection of above-mentioned each effective image buffering area writes and reads interface.
In described two frame effective image buffer area A, B, the end address of the A field picture data of storing in the A buffering area is identical with the initial address of the B field picture data of B buffer area storage.
The above, it is only preferred embodiment of the present invention, not the present invention is done to any pro forma restriction, although the present invention with preferred embodiment openly as above, yet, not in order to limit the present invention, any those skilled in the art, within not breaking away from the technical solution of the present invention scope, certainly can utilize the technology contents of announcement to make a little change or modification, become the equivalent embodiment of equivalent variations, in every case be the content that does not break away from technical solution of the present invention, any simple modification that foundation technical spirit of the present invention is done above embodiment, equivalent variations and modification, all belong in the scope of technical solution of the present invention.
Claims (3)
1. times frame processing method of the image based on high-speed memory dynamic burst length, it is characterized in that: two frame effective image buffering areas are set in high-speed memory, high-speed memory writes and reads two kinds of interfaces to being outside equipped with, and write and read interface respectively separately corresponding to above-mentioned two frame effective image buffer areas, image information before times frame is connected with the inbound port of writing of high-speed memory by the external cache device, image information after times frame is connected with the port of reading of high-speed memory by the external cache device, by control, write times frame that carries out the arbitrary integer multiple with the view data burst length of reading high-speed memory.
2. times frame processing method of the image based on high-speed memory dynamic burst length according to claim 1 is characterized in that: the corresponding connection of above-mentioned each effective image buffering area writes and reads interface.
3. times frame processing method of the image based on high-speed memory dynamic burst length according to claim 2, it is characterized in that: in two frame effective image buffer area A, B, the end address of the A field picture data of storing in the A buffering area is identical with the initial address of the B field picture data of B buffer area storage.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN2013103309101A CN103414877A (en) | 2013-08-01 | 2013-08-01 | Image frame multiplication processing method based on high-speed memory dynamic burst length |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN2013103309101A CN103414877A (en) | 2013-08-01 | 2013-08-01 | Image frame multiplication processing method based on high-speed memory dynamic burst length |
Publications (1)
Publication Number | Publication Date |
---|---|
CN103414877A true CN103414877A (en) | 2013-11-27 |
Family
ID=49607859
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN2013103309101A Pending CN103414877A (en) | 2013-08-01 | 2013-08-01 | Image frame multiplication processing method based on high-speed memory dynamic burst length |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN103414877A (en) |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1543210A (en) * | 2003-04-28 | 2004-11-03 | ���ǵ�����ʽ���� | Image data processing system and image data reading and writing method |
US7268809B2 (en) * | 1998-09-23 | 2007-09-11 | San Disk Corporation | Analog buffer memory for high-speed digital image capture |
US20120002080A1 (en) * | 2003-03-31 | 2012-01-05 | Mega Chips Corporation | Image processing apparatus having a buffer memory for image data storage |
CN102523439A (en) * | 2011-12-07 | 2012-06-27 | 天津天地伟业物联网技术有限公司 | Video frame rate improving system and frame rate improving method |
-
2013
- 2013-08-01 CN CN2013103309101A patent/CN103414877A/en active Pending
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7268809B2 (en) * | 1998-09-23 | 2007-09-11 | San Disk Corporation | Analog buffer memory for high-speed digital image capture |
US20120002080A1 (en) * | 2003-03-31 | 2012-01-05 | Mega Chips Corporation | Image processing apparatus having a buffer memory for image data storage |
CN1543210A (en) * | 2003-04-28 | 2004-11-03 | ���ǵ�����ʽ���� | Image data processing system and image data reading and writing method |
CN102523439A (en) * | 2011-12-07 | 2012-06-27 | 天津天地伟业物联网技术有限公司 | Video frame rate improving system and frame rate improving method |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN104145242B (en) | Cable with fade and hot plug features | |
TWI524176B (en) | Method and apparatus for display power management | |
CN103686314B (en) | Demultiplex device and method adopting HD (high definition) video channel to transmit SD (standard definition) videos | |
US9786256B2 (en) | Method and device for generating graphical user interface (GUI) for displaying | |
WO2006113905A3 (en) | Displaying and image using memory control unit | |
TW200745875A (en) | Integrating display controller into low power processor | |
WO2002021489A3 (en) | Graphics memory system for volumetric displays | |
US9899004B2 (en) | Method and device for generating graphical user interface (GUI) for displaying | |
CN104767958A (en) | Video point-to-point stitching system based on FPGA | |
CN114051145B (en) | Video compression processing method, device and medium | |
CN104102465A (en) | Fast image displaying method based on high-precision large format scanner system | |
CN103414877A (en) | Image frame multiplication processing method based on high-speed memory dynamic burst length | |
CN104394453B (en) | video prerecording method and device | |
CN103444189A (en) | Panorama picture scrolling | |
CN103500564B (en) | Image display control apparatus, method and image display system | |
CN102750244A (en) | Transmitting device and transmitting method of graded buffer direct memory access (DMA) | |
CN203588250U (en) | Digital album | |
CN103680402B (en) | A kind of asynchronous all-colour LED display control program based on LEON3 soft nucleus CPU and control method thereof | |
CN103247246B (en) | Pointwise formula two dimension and three-dimensional melt driving method and the drive unit of display altogether | |
CN201956048U (en) | Multifunctional display control device for TFT (thin film transistor) liquid crystal screen | |
US10796670B1 (en) | Method and device for reducing bandwidth consumption, display controller, and storage medium | |
CN112532894B (en) | Image processing method, device and system | |
JP4389921B2 (en) | Data transfer circuit and semiconductor integrated circuit having the same | |
KR101719273B1 (en) | Display controller and display device including the same | |
CN203251350U (en) | Film scanner |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
RJ01 | Rejection of invention patent application after publication |
Application publication date: 20131127 |
|
RJ01 | Rejection of invention patent application after publication |