CN103336930A - Novel PUF circuit system structure - Google Patents
Novel PUF circuit system structure Download PDFInfo
- Publication number
- CN103336930A CN103336930A CN2013102027358A CN201310202735A CN103336930A CN 103336930 A CN103336930 A CN 103336930A CN 2013102027358 A CN2013102027358 A CN 2013102027358A CN 201310202735 A CN201310202735 A CN 201310202735A CN 103336930 A CN103336930 A CN 103336930A
- Authority
- CN
- China
- Prior art keywords
- circuit
- deviation
- output
- puf
- hands
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Landscapes
- Semiconductor Integrated Circuits (AREA)
Abstract
The invention discloses a novel PUF (physical unclonable function) circuit system structure which structurally comprises a technology sensitivity circuit, a deviation amplification circuit, a deviation comparison circuit, a hand showing circuit and a diffusion circuit which are connected sequentially, wherein the technology sensitivity circuit is used for acquiring technology deviation, and generating two or more signals with different physical properties; the deviation amplification circuit is used for amplifying a physical property difference among the two or more weak signals with the different physical properties; the deviation comparison circuit generates a 0/1 output according to the physical property difference among the two or more signals with the different physical properties and a certain rule; the hand showing circuit samples 0/1 output results generated by the deviation comparison circuit repeatedly, and generates a judgment output according to probability distribution of the output results; and the diffusion circuit converts one or more results generated by the hand showing circuit according to a certain algorithm, and allows probability statistics of the results to meet a requirement of uniform distribution. According to the structure, the output generated by the PUF structure is good in statistical distribution characteristic and high in stability.
Description
Technical field
The present invention relates generally to the design field of authentication, key generation and anti-counterfeiting technology etc. based on PUF, refers in particular to a kind of novel PUF circuit architecture.
Background technology
Physics can not be cloned function (Physical Unclonable Function, be called for short PUF) in " Physical One-Way Functions ", proposed March calendar year 2001 by Pappu the earliest, occur the multiple PUF structure based on principles such as optics, electromagnetics and electronics subsequently soon, and be widely used in fields such as authentication, safe key generation and anti-counterfeiting technology.Along with developing rapidly of integrated circuit technique, adopt the also very fast appearance of integrated circuit (IC) chip of PUF technology, and be widely used in chip safety and false proof field.The PUF circuit is mainly by catching chip inevitable process deviation that produces in manufacture process, thereby generate unlimited manyly, have uniqueness and output that can not clone property, these outputs are unpredictable, even chip manufacturer also can't copy, therefore improved the level of security of chip greatly.
In the last few years, many kinds of PUF circuit structures had appearred.Because there are a lot of differences in these PUF circuit to the susceptibility of technology and the characteristic of self structure, so it shows different performances.Such as, relatively poor to the sensitivity characteristic of technology based on the PUF circuit of dual-stack revertive delay unit, still along with the variation of supply voltage, the time delay of its delay cell is constant substantially, so the uniqueness of PUF output is very poor, stability is better; PUF circuit based on the hungry type delay cell of electric current is better to the sensitivity characteristic of technology, and still along with the variation of supply voltage, have bigger variation the time delay of its delay cell, so the uniqueness of corresponding PUF output is better, stability is very poor.Therefore, need a kind of novel PUF circuit structure of design badly, guarantee that the output of corresponding PUF possesses good uniqueness and stability simultaneously.
Summary of the invention
The problem to be solved in the present invention just is: wait technical matters safely at existing chip, it is good, stable high to the invention provides a kind of output statistical distribution characteristic, can be used for the novel PUF circuit architecture in fields such as safe key generation, chip authentication and anti-counterfeiting technology.
For solving the problems of the technologies described above, the solution that the present invention proposes is:
A kind of novel PUF circuit architecture is characterized in that: it comprises technology sensitive circuit, deviation amplifying circuit, deviation comparator circuit, votes by a show of hands circuit and diffusion circuit; In this architecture, with technology sensitive circuit, deviation amplifying circuit, deviation comparator circuit, vote by a show of hands circuit and expand to calculate circuit and be connected successively.The technology sensitive circuit is used for catching process deviation, produces the signal that two-way or multichannel have different physical characteristicss; The deviation amplifying circuit is used for the faint two-way with different physical characteristicss or the physical characteristics difference between the multiple signals are amplified; The deviation comparator circuit generates 0/1 output according to the physical characteristics difference between the two-way with different physical characteristicss or the multiple signals according to respective rule; Vote by a show of hands circuit, the 0/1 output result that the deviation comparator circuit is generated repeatedly samples, and according to its probability distribution, produces judgement output; The diffusion circuit then carries out conversion according to corresponding algorithm to one or more result who votes by a show of hands the circuit generation, makes its probability statistics satisfy equally distributed requirement.
The technology sensitive circuit is based on structural designs such as dissimilar delay cell, bleeder circuit or SRAM, be existing circuit, when symmetric design during fabrication because the deviation of technology, thereby cause different output characteristics, namely export different delayed time signal or different bias voltage signal, and process deviation is more big, and the voltage difference between the delay inequality between the different delayed time signal, different bias voltage signal is also more big; The deviation amplifying circuit amplifies faint delay inequality or the voltage difference of technology sensitive circuit output, thereby improves deviation ratio precision, improves the stability of PUF output, and according to the difference of input signal characteristics, the structure of deviation amplifying circuit is also different.If input signal is faint delay inequality, the deviation amplifying circuit is delay inequality amplifying circuit (TDA) so, and the delay inequality amplifying circuit is available circuit; If input signal is faint voltage difference, the deviation amplifying circuit is voltage difference amplifying circuit (Sense Amplifier) so, and the voltage difference amplifying circuit also is available circuit; The deviation comparator circuit is used for delay inequality or the voltage difference of the output of deviation amplifying circuit are compared, and produces 0/1 output, and according to the difference of input signal characteristics, the structure of deviation comparator circuit is also different.If input signal is delay inequality, the deviation comparator circuit can be d type flip flop or set-reset flip-floop so.If input signal is voltage difference, the deviation comparator circuit is voltage comparator (Comparator) so, and voltage comparator is existing structure; Voting by a show of hands circuit is made up of counter and digital comparator, be used for the signal of prime deviation comparator circuit output is repeatedly sampled, and respectively sampled result 0 and 1 is counted, by digital comparator 0 and 1 count results is compared judgement output raw bits 0/1 then.If 0 count value is big, exports raw bits so and be 0, otherwise be 1.By voting by a show of hands mechanism, can improve the stability of PUF output greatly; The main effect of diffusion circuit is, according to corresponding algorithm one or more result who votes by a show of hands the circuit generation is spread conversion, guarantee no matter which kind of distribution character is baseline results possess, through satisfying equally distributed requirement after the diffusion, reduce the recurrence probability between the output of different PUF simultaneously, improve the uniqueness of its output.The diffusion circuit is available circuit.
Compared with prior art, advantage of the present invention just is:
1, the output of PUF possesses equally distributed statistical property.Compare with traditional PUF circuit system such as Fig. 1, the distribution statistics characteristic of the output that the present invention produces not only depends on device and the line deviation of technology in the mill, and because the present invention has carried out even diffusion conversion by the diffusion circuit module to the original output result of PUF, so final output possesses good equally distributed statistical property.
2, the output of PUF possesses higher stability.Compare with traditional PUF circuit structure, the present invention guarantees that by to the amplification of faint process deviation signal with vote by a show of hands mechanism the output of PUF remains unchanged in big temperature and change in voltage scope.This also meets PUF circuit output to the manufacturing process sensitivity, and to other such as temperature and the insensitive requirement of voltage physical parameter.
3, improved the qualification rate of PUF chip.Compare with traditional PUF circuit structure, the present invention adds the deviation amplifying circuit on the original basis, votes by a show of hands circuit and diffusion circuit, makes its output possess better stability and unique distribution character, thereby has improved the qualification rate of PUF chip.
4, general PUF circuit design structure.The present invention is a kind of novel general PUF circuit system, no matter the technology sensitive circuit is based on delay cell still is structures such as SRAM, all can carry out corresponding deviation amplifying circuit according to this PUF architecture, vote by a show of hands the design of circuit and diffusion circuit, thereby the stability of generation and distribution character are well exported.
Description of drawings
Fig. 1 is traditional PUF electrical block diagram;
Fig. 2 is PUF circuit system synoptic diagram of the present invention;
Fig. 3 a is based on the stability features figure of the voltage of architecture Design example of the present invention;
Fig. 3 b is based on the stability features figure of the temperature of architecture Design example of the present invention;
Fig. 4 is based on the statistical distribution characteristic figure of the output of architecture Design example generation of the present invention.
Embodiment
Below with reference to the drawings and specific embodiments the present invention is described in further details.Now inventing used circuit is existing.
Figure 2 shows that the exemplary plot of novel PUF circuit architecture of the present invention, it comprises technology sensitive circuit, deviation amplifying circuit, deviation comparator circuit, votes by a show of hands circuit and diffusion circuit five parts; In this architecture, with technology sensitive circuit, deviation amplifying circuit, deviation comparator circuit, vote by a show of hands circuit and expand to calculate circuit and be connected successively.The technology sensitive circuit is used for catching process deviation, produces the signal that two-way or multichannel have different physical characteristicss; The deviation amplifying circuit is used for the faint two-way with different physical characteristicss or the physical characteristics difference between the multiple signals are amplified; The deviation comparator circuit generates 0/1 output according to the physical characteristics difference between the two-way with different physical characteristicss or the multiple signals according to respective rule; Vote by a show of hands circuit, the 0/1 output result that the deviation comparator circuit is generated repeatedly samples, and according to its probability distribution, produces judgement output; The diffusion circuit then carries out conversion according to corresponding algorithm to one or more result who votes by a show of hands the circuit generation, makes its probability statistics satisfy equally distributed requirement.
The present invention is a kind of novel PUF circuit architecture, and it comprises technology sensitive circuit, deviation amplifying circuit, deviation comparator circuit, votes by a show of hands circuit and diffusion circuit, and each circuit is a module.The groundwork principle of each module is: the technology sensitive circuit can be based on structural designs such as dissimilar delay cell, bleeder circuit or SRAM, when symmetric design during fabrication because the deviation of technology, thereby cause different output characteristics, namely export different delayed time signal or different bias voltage signal, and process deviation is more big, and the voltage difference between the delay inequality between the different delayed time signal, different bias voltage signal is also more big; The deviation amplifying circuit amplifies faint delay inequality or the voltage difference of technology sensitive circuit output, thereby improves deviation ratio precision, improves the stability of PUF output, and according to the difference of input signal characteristics, the structure of deviation amplifying circuit is also different.If input signal is faint delay inequality, the deviation amplifying circuit is delay inequality amplifying circuit (TDA) so; If input signal is faint voltage difference, the deviation amplifying circuit is voltage difference amplifying circuit (Sense Amplifier) so; The deviation comparator circuit is used for delay inequality or the voltage difference of the output of deviation amplifying circuit are compared, and produces 0/1 output, and according to the difference of input signal characteristics, the structure of deviation comparator circuit is also different.If input signal is delay inequality, the deviation comparator circuit can be d type flip flop or set-reset flip-floop so.If input signal is voltage difference, the deviation comparator circuit is voltage comparator (Comparator) so; Voting by a show of hands circuit is made up of counter and digital comparator, be used for the signal of prime deviation comparator circuit output is repeatedly sampled, and respectively sampled result 0 and 1 is counted, by digital comparator 0 and 1 count results is compared judgement output raw bits 0/1 then.If 0 count value is big, exports raw bits so and be 0, otherwise be 1.By voting by a show of hands mechanism, can improve the stability of PUF output greatly; The main effect of diffusion circuit is, according to corresponding algorithm one or more result who votes by a show of hands the circuit generation is spread conversion, guarantee no matter which kind of distribution character is baseline results possess, through satisfying equally distributed requirement after the diffusion, reduce the recurrence probability between the output of different PUF simultaneously, improve the uniqueness of its output.
Based on PUF architecture of the present invention, under certain mixed CMOS technology, designed a PUF circuit that produces 16 outputs.The output of its generation with respect to the stability of operating voltage and working temperature shown in Fig. 3 a, Fig. 3 b; Produce the statistical distribution characteristic of output as shown in Figure 4.
In sum, utilize process deviation in the IC manufacture process, the physics output that generation can not be cloned based on the PUF circuit of architecture of the present invention.Experimental result shows that in the variation range of actual environment factor, not only the good homogeneous distribution character is satisfied in the output of Chan Shenging, and the output that each PUF circuit produces has uniqueness and stability.
Claims (1)
1. a novel PUF circuit architecture is characterized in that: comprise technology sensitive circuit, deviation amplifying circuit, deviation comparator circuit, vote by a show of hands circuit and diffusion circuit; With technology sensitive circuit, deviation amplifying circuit, deviation comparator circuit, vote by a show of hands circuit and expand to calculate circuit and be connected successively;
The technology sensitive circuit is used for catching process deviation, produces the signal that two-way or multichannel have different physical characteristicss;
The deviation amplifying circuit is used for the faint two-way with different physical characteristicss or the physical characteristics difference between the multiple signals are amplified;
The deviation comparator circuit generates 0/1 output according to the physical characteristics difference between the two-way with different physical characteristicss or the multiple signals according to respective rule;
Vote by a show of hands circuit, the 0/1 output result that the deviation comparator circuit is generated repeatedly samples, and according to its probability distribution, produces judgement output;
The diffusion circuit then carries out conversion according to corresponding algorithm to one or more result who votes by a show of hands the circuit generation, makes its probability statistics satisfy equally distributed requirement.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2013102027358A CN103336930A (en) | 2013-05-28 | 2013-05-28 | Novel PUF circuit system structure |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2013102027358A CN103336930A (en) | 2013-05-28 | 2013-05-28 | Novel PUF circuit system structure |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN103336930A true CN103336930A (en) | 2013-10-02 |
Family
ID=49245091
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN2013102027358A Pending CN103336930A (en) | 2013-05-28 | 2013-05-28 | Novel PUF circuit system structure |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN103336930A (en) |
Cited By (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104052604A (en) * | 2014-05-23 | 2014-09-17 | 戴葵 | Novel anti-cracking PUF structure |
| CN106353619A (en) * | 2016-09-14 | 2017-01-25 | 电子科技大学 | Anti-counterfeiting circuit for chip |
| US10032521B2 (en) | 2016-01-08 | 2018-07-24 | Synopsys, Inc. | PUF value generation using an anti-fuse memory array |
| CN108604275A (en) * | 2016-02-12 | 2018-09-28 | 汉阳大学校产学协力团 | Hardware device and its authentication method |
| CN109067552A (en) * | 2018-10-11 | 2018-12-21 | 温州大学 | A kind of weak physics unclonable function circuit using NMOS process deviation |
| CN111465935A (en) * | 2018-11-19 | 2020-07-28 | 深圳市汇顶科技股份有限公司 | Signal generation circuit and related method |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20090083833A1 (en) * | 2007-09-19 | 2009-03-26 | Verayo, Inc. | Authentication with physical unclonable functions |
| US20090282259A1 (en) * | 2006-04-11 | 2009-11-12 | Koninklijke Philips Electronics N.V. | Noisy low-power puf authentication without database |
| US20100127822A1 (en) * | 2008-11-21 | 2010-05-27 | Verayo, Inc. | Non-networked rfid-puf authentication |
| CN102412826A (en) * | 2010-09-17 | 2012-04-11 | 英飞凌科技股份有限公司 | Identification circuit and method for generating an identification bit using physical unclonable functions |
-
2013
- 2013-05-28 CN CN2013102027358A patent/CN103336930A/en active Pending
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20090282259A1 (en) * | 2006-04-11 | 2009-11-12 | Koninklijke Philips Electronics N.V. | Noisy low-power puf authentication without database |
| US20090083833A1 (en) * | 2007-09-19 | 2009-03-26 | Verayo, Inc. | Authentication with physical unclonable functions |
| US20100127822A1 (en) * | 2008-11-21 | 2010-05-27 | Verayo, Inc. | Non-networked rfid-puf authentication |
| CN102412826A (en) * | 2010-09-17 | 2012-04-11 | 英飞凌科技股份有限公司 | Identification circuit and method for generating an identification bit using physical unclonable functions |
Non-Patent Citations (1)
| Title |
|---|
| 李若绪: "基于Arbiter的PUF的改进", 《中国科技论文在线》 * |
Cited By (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104052604A (en) * | 2014-05-23 | 2014-09-17 | 戴葵 | Novel anti-cracking PUF structure |
| CN104052604B (en) * | 2014-05-23 | 2017-04-19 | 戴葵 | Anti-cracking PUF structure |
| US10032521B2 (en) | 2016-01-08 | 2018-07-24 | Synopsys, Inc. | PUF value generation using an anti-fuse memory array |
| CN108604275A (en) * | 2016-02-12 | 2018-09-28 | 汉阳大学校产学协力团 | Hardware device and its authentication method |
| CN106353619A (en) * | 2016-09-14 | 2017-01-25 | 电子科技大学 | Anti-counterfeiting circuit for chip |
| CN106353619B (en) * | 2016-09-14 | 2019-02-12 | 电子科技大学 | The anti-tseudo circuit of chip |
| CN109067552A (en) * | 2018-10-11 | 2018-12-21 | 温州大学 | A kind of weak physics unclonable function circuit using NMOS process deviation |
| CN109067552B (en) * | 2018-10-11 | 2021-02-09 | 温州大学 | Weak physical unclonable function circuit using NMOS process deviation |
| CN111465935A (en) * | 2018-11-19 | 2020-07-28 | 深圳市汇顶科技股份有限公司 | Signal generation circuit and related method |
| CN111465935B (en) * | 2018-11-19 | 2023-10-03 | 深圳市汇顶科技股份有限公司 | Signal generating circuit and related method |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN103336930A (en) | Novel PUF circuit system structure | |
| US9189202B2 (en) | Generate random numbers using metastability resolution time | |
| US10498544B2 (en) | Security device having physical unclonable function | |
| US10224931B1 (en) | Current-mode PUF circuit based on reference current source | |
| CN104168264B (en) | A kind of low cost, high security physics unclonable function circuit | |
| CN109143832A (en) | A kind of time-to-digit converter of high-precision multi-path | |
| Yan et al. | High-speed quantum-random number generation by continuous measurement of arrival time of photons | |
| Kawaguchi et al. | Entropy rate of chaos in an optically injected semiconductor laser for physical random number generation | |
| Bai et al. | A novel thyristor-based silicon physical unclonable function | |
| Zhao et al. | A 1036-F 2/bit high reliability temperature compensated cross-coupled comparator-based PUF | |
| US11645044B2 (en) | Systems and methods for multi-source true random number generators, including multi-source entropy extractor based quantum photonic true random number generators | |
| CN112838851A (en) | Residual time sampling circuit based on differential sampling and time-to-digital converter | |
| Wieczorek | Dual‐metastability fpga‐based true random number generator | |
| Castro et al. | First measurement of σ8 using supernova magnitudes only | |
| Nolet et al. | 22 μW, 5.1 ps LSB, 5.5 ps RMS jitter Vernier time‐to‐digital converter in CMOS 65 nm for single photon avalanche diode array | |
| Lu et al. | 15.9 An integrated optical physically unclonable function using process-sensitive sub-wavelength photonic crystals in 65nm CMOS | |
| CN101751240B (en) | True random number generator circuit for comparing thermal noises of equal resistors | |
| Perenzoni et al. | Small area 0.3 pJ/conv, 45 ps time‐to‐digital converter for arrays of silicon photomultiplier interfaces in 150 nm CMOS | |
| Lin et al. | A compact ultra-low power physical unclonable function based on time-domain current difference measurement | |
| US11303461B2 (en) | Security device having physical unclonable function | |
| Jeong et al. | Low‐power, wide‐range time‐to‐digital converter for all digital phase‐locked loops | |
| Lin et al. | A low power and compact physical unclonable function based on the cascode current mirrors | |
| Razmdideh et al. | Low‐power, latch‐based multistage time‐to‐digital converter in 65 nm CMOS technology | |
| Dehghani et al. | Time‐to‐digital convertor based on resolution control | |
| Ji et al. | Extracting More Quantum Randomness With Non-Uniform Quantization |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C02 | Deemed withdrawal of patent application after publication (patent law 2001) | ||
| WD01 | Invention patent application deemed withdrawn after publication |
Application publication date: 20131002 |