CN103262028B - 用于浮点寄存器高速缓存的方法及设备 - Google Patents

用于浮点寄存器高速缓存的方法及设备 Download PDF

Info

Publication number
CN103262028B
CN103262028B CN201180059045.0A CN201180059045A CN103262028B CN 103262028 B CN103262028 B CN 103262028B CN 201180059045 A CN201180059045 A CN 201180059045A CN 103262028 B CN103262028 B CN 103262028B
Authority
CN
China
Prior art keywords
registers
instruction
register set
register
framework
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201180059045.0A
Other languages
English (en)
Chinese (zh)
Other versions
CN103262028A (zh
Inventor
J·雷普利
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Advanced Micro Devices Inc
Original Assignee
Advanced Micro Devices Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Advanced Micro Devices Inc filed Critical Advanced Micro Devices Inc
Publication of CN103262028A publication Critical patent/CN103262028A/zh
Application granted granted Critical
Publication of CN103262028B publication Critical patent/CN103262028B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30098—Register arrangements
    • G06F9/3012—Organisation of register space, e.g. banked or distributed register file
    • G06F9/3013—Organisation of register space, e.g. banked or distributed register file according to data content, e.g. floating-point registers, address registers
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3836—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution
    • G06F9/3838—Dependency mechanisms, e.g. register scoreboarding
    • G06F9/384—Register renaming

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Advance Control (AREA)
  • Executing Machine-Instructions (AREA)
CN201180059045.0A 2010-10-07 2011-10-04 用于浮点寄存器高速缓存的方法及设备 Active CN103262028B (zh)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US12/900,124 US9626190B2 (en) 2010-10-07 2010-10-07 Method and apparatus for floating point register caching
US12/900,124 2010-10-07
PCT/US2011/054688 WO2012047833A1 (en) 2010-10-07 2011-10-04 Method and apparatus for floating point register caching

Publications (2)

Publication Number Publication Date
CN103262028A CN103262028A (zh) 2013-08-21
CN103262028B true CN103262028B (zh) 2016-02-10

Family

ID=44863229

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201180059045.0A Active CN103262028B (zh) 2010-10-07 2011-10-04 用于浮点寄存器高速缓存的方法及设备

Country Status (6)

Country Link
US (1) US9626190B2 (enExample)
EP (1) EP2625599B1 (enExample)
JP (1) JP5703382B2 (enExample)
KR (1) KR101797187B1 (enExample)
CN (1) CN103262028B (enExample)
WO (1) WO2012047833A1 (enExample)

Families Citing this family (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8914615B2 (en) * 2011-12-02 2014-12-16 Arm Limited Mapping same logical register specifier for different instruction sets with divergent association to architectural register file using common address format
US9632947B2 (en) * 2013-08-19 2017-04-25 Intel Corporation Systems and methods for acquiring data for loads at different access times from hierarchical sources using a load queue as a temporary storage buffer and completing the load early
CN105993000B (zh) * 2013-10-27 2021-05-07 超威半导体公司 用于浮点寄存器混叠的处理器和方法
JP6493088B2 (ja) * 2015-08-24 2019-04-03 富士通株式会社 演算処理装置及び演算処理装置の制御方法
US10838733B2 (en) 2017-04-18 2020-11-17 International Business Machines Corporation Register context restoration based on rename register recovery
US10545766B2 (en) 2017-04-18 2020-01-28 International Business Machines Corporation Register restoration using transactional memory register snapshots
US10649785B2 (en) 2017-04-18 2020-05-12 International Business Machines Corporation Tracking changes to memory via check and recovery
US10963261B2 (en) 2017-04-18 2021-03-30 International Business Machines Corporation Sharing snapshots across save requests
US10782979B2 (en) 2017-04-18 2020-09-22 International Business Machines Corporation Restoring saved architected registers and suppressing verification of registers to be restored
US11010192B2 (en) 2017-04-18 2021-05-18 International Business Machines Corporation Register restoration using recovery buffers
US10572265B2 (en) 2017-04-18 2020-02-25 International Business Machines Corporation Selecting register restoration or register reloading
US10740108B2 (en) 2017-04-18 2020-08-11 International Business Machines Corporation Management of store queue based on restoration operation
US10761983B2 (en) * 2017-11-14 2020-09-01 International Business Machines Corporation Memory based configuration state registers
US10592164B2 (en) 2017-11-14 2020-03-17 International Business Machines Corporation Portions of configuration state registers in-memory
US10853078B2 (en) * 2018-12-21 2020-12-01 Intel Corporation Method and apparatus for supporting speculative memory optimizations
KR20210134915A (ko) * 2019-02-20 2021-11-11 옵티멈 세미컨덕터 테크놀로지스 인코포레이티드 좌표 회전 디지털 컴퓨터(cordic)를 사용하여 부동 소수점 삼각 함수의 하드웨어 효율적인 적응적 계산을 위한 장치 및 방법

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7127592B2 (en) * 2003-01-08 2006-10-24 Sun Microsystems, Inc. Method and apparatus for dynamically allocating registers in a windowed architecture
US7506139B2 (en) * 2006-07-12 2009-03-17 International Business Machines Corporation Method and apparatus for register renaming using multiple physical register files and avoiding associative search

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2000056969A (ja) * 1998-08-07 2000-02-25 Matsushita Electric Ind Co Ltd レジスタファイル
US6237076B1 (en) 1998-08-19 2001-05-22 International Business Machines Corporation Method for register renaming by copying a 32 bits instruction directly or indirectly to a 64 bits instruction
US6425072B1 (en) 1999-08-31 2002-07-23 Advanced Micro Devices, Inc. System for implementing a register free-list by using swap bit to select first or second register tag in retire queue
US6772317B2 (en) * 2001-05-17 2004-08-03 Intel Corporation Method and apparatus for optimizing load memory accesses
US7065631B2 (en) * 2002-04-09 2006-06-20 Sun Microsystems, Inc. Software controllable register map
US7725682B2 (en) * 2006-01-10 2010-05-25 International Business Machines Corporation Method and apparatus for sharing storage and execution resources between architectural units in a microprocessor using a polymorphic function unit
US7475224B2 (en) * 2007-01-03 2009-01-06 International Business Machines Corporation Register map unit supporting mapping of multiple register specifier classes
US8140780B2 (en) * 2008-12-31 2012-03-20 Micron Technology, Inc. Systems, methods, and devices for configuring a device
US8266411B2 (en) 2009-02-05 2012-09-11 International Business Machines Corporation Instruction set architecture with instruction characteristic bit indicating a result is not of architectural importance
US8707015B2 (en) 2010-07-01 2014-04-22 Advanced Micro Devices, Inc. Reclaiming physical registers renamed as microcode architectural registers to be available for renaming as instruction set architectural registers based on an active status indicator
US8972701B2 (en) 2011-12-06 2015-03-03 Arm Limited Setting zero bits in architectural register for storing destination operand of smaller size based on corresponding zero flag attached to renamed physical register

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7127592B2 (en) * 2003-01-08 2006-10-24 Sun Microsystems, Inc. Method and apparatus for dynamically allocating registers in a windowed architecture
US7506139B2 (en) * 2006-07-12 2009-03-17 International Business Machines Corporation Method and apparatus for register renaming using multiple physical register files and avoiding associative search

Also Published As

Publication number Publication date
JP2014500993A (ja) 2014-01-16
EP2625599B1 (en) 2014-09-03
KR101797187B1 (ko) 2017-11-13
US20120089807A1 (en) 2012-04-12
US9626190B2 (en) 2017-04-18
CN103262028A (zh) 2013-08-21
EP2625599A1 (en) 2013-08-14
WO2012047833A1 (en) 2012-04-12
JP5703382B2 (ja) 2015-04-15
KR20130127437A (ko) 2013-11-22

Similar Documents

Publication Publication Date Title
CN103262028B (zh) 用于浮点寄存器高速缓存的方法及设备
US8713263B2 (en) Out-of-order load/store queue structure
CN106575218B (zh) 持久性存储屏障处理器、方法、系统和指令
TWI514275B (zh) 用於以自發載入延遲與轉換至預提取來消除管線阻塞之系統及方法
CN106648554B (zh) 用于改善连续的事务性存储器区的吞吐量的系统、方法和装置
US9471494B2 (en) Method and apparatus for cache line write back operation
CN104969178B (zh) 用于实现便笺式存储器的装置和方法
CN115867888B (zh) 用于利用主-影子物理寄存器文件的方法和系统
US20130024647A1 (en) Cache backed vector registers
CN104937568B (zh) 用于多页尺寸转换后备缓冲器(tlb)的装置和方法
US20150134932A1 (en) Structure access processors, methods, systems, and instructions
US8645588B2 (en) Pipelined serial ring bus
CN111095203A (zh) 实时寄存器值的集群间通信
US20140310500A1 (en) Page cross misalign buffer
TWI723069B (zh) 用於在多個快取層級之間的共用最近最少使用（ｌｒｕ）策略的設備及方法
US10528470B1 (en) System, apparatus and method to suppress redundant store operations in a processor
US20250315260A1 (en) System, apparatus and methods for performant read and write of processor state information responsive to list instructions
CN104756070A (zh) 存储回放政策

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant