CN103187870A - Voltage drop converting circuit - Google Patents
Voltage drop converting circuit Download PDFInfo
- Publication number
- CN103187870A CN103187870A CN2011104444296A CN201110444429A CN103187870A CN 103187870 A CN103187870 A CN 103187870A CN 2011104444296 A CN2011104444296 A CN 2011104444296A CN 201110444429 A CN201110444429 A CN 201110444429A CN 103187870 A CN103187870 A CN 103187870A
- Authority
- CN
- China
- Prior art keywords
- effect transistor
- field effect
- electronic switch
- connects
- computer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Landscapes
- Dc-Dc Converters (AREA)
Abstract
The invention discloses a voltage drop converting circuit which is applied to a direct current power supply converter of a computer. The voltage drop converting circuit comprises a first electronic switch, a second electronic switch, a first field effect transistor, a second field effect transistor, a third field effect transistor, a capacitor and an inductor. When the computer is shut down, a signal end of the computer outputs a low level signal, so that the second electronic switch is cut off, the first electronic switch is cut off, the first field effect transistor is cut off, and the three field effect transistors can only work under the control of a first signal pin of a PWM (pulse-width modulation) control chip of the computer. The voltage drop converting circuit facilitates energy conservation as no current passes through when the first field effect transistor is cut off.
Description
Technical field
The present invention relates to a kind of buck translation circuit.
Background technology
When computer is in open state, the electric current of the power supply changeover device of this computer of process is approximately 2 to 3 peaces, so, buck translation circuit in this power supply changeover device often passes through two field effect transistor at the PWM(pulse of this computer width modulation, pulse width modulation) control chip control is worked down simultaneously, to lower conduction loss, increase work efficiency, but pass through the electric current of this power supply changeover device during computer shutdown less than 20 milliamperes, because the electric current of this moment is far smaller than the electric current of this power supply changeover device when computer booting, so, at this moment, if two field effect transistor are still worked simultaneously, obviously be unfavorable for energy-conservation.
Summary of the invention
In view of above content, be necessary to provide a kind of energy-conservation buck translation circuit that is beneficial to.
A kind of buck translation circuit, be applied to the dc power converter of a computer, this buck translation circuit comprises first and second electronic switches, first to the 3rd field effect transistor, inductance, electric capacity, first to the 3rd resistance, is used for receiving the voltage input end of input voltage and the voltage output end that is used for output voltage, and wherein this first and second electronic switch includes first to the 3rd end; First end of this first electronic switch connects second end of this second electronic switch, the 3rd end of this first electronic switch connects first signal pins of the pwm chip of this computer, second end of this first electronic switch connects the grid of this first field effect transistor, first end of this second electronic switch connects a signal end of this computer, second end of this second electronic switch connects first end of this first electronic switch, second end of this second electronic switch also connects the 3rd end of this first electronic switch by this first resistance, the 3rd end ground connection of this second electronic switch, the grid of this first field effect transistor is by this second grounding through resistance, the drain electrode of this first field effect transistor connects the source electrode of this second field effect transistor, the source ground of this first field effect transistor, the grid of this second field effect transistor connects the secondary signal pin of this pwm chip, the drain electrode of this second field effect transistor connects this voltage input end, the grid of the 3rd field effect transistor connects first signal pins of this pwm chip, the grid of the 3rd field effect transistor is also by the 3rd grounding through resistance, the drain electrode of the 3rd field effect transistor connects the source electrode of this second field effect transistor, the drain electrode of the 3rd field effect transistor also connects this voltage output end by this inductance, and this voltage output end is also by this capacity earth;
When computer is in open state, the signal end of this computer output high level signal, when this computer shutdown, the signal end output low level signal of this computer;
When first termination of this first electronic switch is received low level signal, this first electronic switch conducting, when first termination of this first electronic switch was received high level signal, this first electronic switch ended; And
When first termination of this second electronic switch is received high level signal, this second electronic switch conducting, when first termination of this second electronic switch was received low level signal, this second electronic switch ended.
Above-mentioned buck translation circuit is that low level signal is closed this first field effect transistor by this opening computer/off signal end when this computer shutdown, makes this first field effect transistor not have the electric current process, is beneficial to energy-conservation.
Description of drawings
Fig. 1 is the circuit diagram of the preferred embodiments of buck translation circuit of the present invention.
The main element symbol description
| The |
100 |
| |
80 |
| PCH | 90 |
| Resistance | R1-R5 |
| Field effect transistor | Q1-Q5 |
| Diode | D1、D2 |
| Voltage input end | VIN |
| Power output end | VOUT |
Following embodiment will further specify the present invention in conjunction with above-mentioned accompanying drawing.
Embodiment
Please refer to Fig. 1, buck translation circuit 100 of the present invention is applied to the dc power converter (not shown) of a computer, the preferred embodiments of this buck translation circuit 100 comprises voltage input end VIN, voltage output end VOUT, field effect transistor Q1-Q5, diode D1 and D2, resistance R 1-R5, inductance L and capacitor C, wherein this voltage input end VIN is the voltage input end of this dc power converter, and this voltage output end VOUT is used for output voltage to the transformer of this dc power converter.
The grid of this field effect transistor Q1 connects the drain electrode of this field effect transistor Q2, the source electrode of this field effect transistor Q1 connects the PWM(pulse width modulation of this computer, pulse width modulation) the signal pins LGATE of control chip 80, the drain electrode of this field effect transistor Q1 connects the grid of this field effect transistor Q3 by this resistance R 1, the grid of this field effect transistor Q2 connects the PCH(Platform Controller Hub of this computer, platform control maincenter) a signal end SLP of 90, the drain electrode of this field effect transistor Q2 connects the source electrode of this field effect transistor Q1 by this resistance R 2, the source ground of this field effect transistor Q2, the grid of this field effect transistor Q3 is by this R3 ground connection, the grid of this field effect transistor Q3 also connects the anode of this diode D1, the negative electrode of this diode D1 connects the source electrode of this field effect transistor Q1, the drain electrode of this field effect transistor Q3 connects the source electrode of this field effect transistor Q4, the source ground of this field effect transistor Q3, the grid of this field effect transistor Q4 connects the signal pins UGATE of this pwm chip 80, the drain electrode of this field effect transistor Q4 connects this voltage input end VIN, the grid of this field effect transistor Q5 connects the signal pins LGATE of this pwm chip 80 by this resistance R 4, also by these resistance R 5 ground connection, the grid of this field effect transistor Q5 also connects the anode of this diode D2, the negative electrode of this diode D2 links to each other with the pin LGATE of this pwm chip 80, the drain electrode of this field effect transistor Q5 connects the source electrode of this field effect transistor Q4, also connect this voltage output end VOUT by this inductance L, this voltage output end VOUT is by this capacitor C ground connection.
In the present embodiment, this field effect transistor Q1 is the P-channel field-effect transistor (PEFT) pipe, and this field effect transistor Q2-Q5 is N channel field-effect pipe.
When this computer is in open state, the signal end SLP of this PCH 90 sends a high level signal to the grid of this field effect transistor Q2, so that this field effect transistor Q2 conducting, then make the grid of this field effect transistor Q1 pass through this field effect Q2 by drop-down ground connection, thereby make this field effect transistor Q1 conducting, then the pin LAGTE of this pwm chip 80 sends pulse signal to the grid of this field effect transistor Q3 by this field effect transistor Q1, and send this pulse signal to the grid of this field effect transistor Q5 by this resistance R 4 simultaneously, with the conducting of controlling this field effect transistor Q3 and Q5 simultaneously with end, at this moment, this field effect transistor Q3 and Q5 namely work under the signal end LGATE of this pwm chip 80 control simultaneously, decrease to lower conducting, increase work efficiency.
When this computer shutdown, the signal end SLP of this PCH 90 sends a low level signal to the grid of this field effect transistor Q2, so that this field effect transistor Q2 ends, then make that the signal of grid of this field effect transistor Q1 is high level signal, at this moment, this field effect transistor Q1 ends, make the grid of this field effect transistor Q3 can not receive the pulse signal of the pin LGATE of this pwm chip 80, then make the grid of this field effect transistor Q3 pass through this resistance R 3 by drop-down ground connection, this field effect transistor Q3 remain off state then, so, the signal end LAGTE of this pwm chip 80 only controls the conducting of this field effect transistor Q5 and ends, namely have only this field effect Q5 to work under the control of pwm chip this moment, field effect transistor Q3 does not then have the electric current process, can reduce unnecessary energy consumption.
From the above, when this computer booting or shutdown, the signal end SLP of this PCH 90 sends high level signal or low level signal and makes the Q2 conducting of this field effect transistor or end, so, among other embodiment, the grid of this field effect transistor Q2 also can receive from the signal of the signal end of other circuit modules of this computer or element to control this field effect transistor Q2 conducting when this computer booting, when this computer shutdown, end, as long as the signal of the signal end of other circuit modules of this computer or element is high level signal when this computer booting, be that low level signal gets final product when this computer shutdown, be not limited to the signal end SLP of the PCH 90 of present embodiment.In addition, this field effect transistor Q1 and Q2 all play the effect of electronic switch in circuit, so, in other execution modes, transistor such as triode that this field effect transistor Q1 and Q2 also can be other type replace, even other electronic building brick with electronic switch function all can.
The signal end SLP of above-mentioned buck translation circuit 100 by this PCH 90 is that low level signal is closed this field effect transistor Q3 when this computer shutdown, makes this field effect transistor Q3 not have the electric current process, is beneficial to energy-conservation.
Claims (8)
1. buck translation circuit, be applied to the dc power converter of a computer, this buck translation circuit comprises first and second electronic switches, first to the 3rd field effect transistor, inductance, electric capacity, first to the 3rd resistance, is used for receiving the voltage input end of input voltage and the voltage output end that is used for output voltage, and wherein this first and second electronic switch includes first to the 3rd end; First end of this first electronic switch connects second end of this second electronic switch, the 3rd end of this first electronic switch connects first signal pins of the pwm chip of this computer, second end of this first electronic switch connects the grid of this first field effect transistor, first end of this second electronic switch connects a signal end of this computer, second end of this second electronic switch connects first end of this first electronic switch, second end of this second electronic switch also connects the 3rd end of this first electronic switch by this first resistance, the 3rd end ground connection of this second electronic switch, the grid of this first field effect transistor is by this second grounding through resistance, the drain electrode of this first field effect transistor connects the source electrode of this second field effect transistor, the source ground of this first field effect transistor, the grid of this second field effect transistor connects the secondary signal pin of this pwm chip, the drain electrode of this second field effect transistor connects this voltage input end, the grid of the 3rd field effect transistor connects first signal pins of this pwm chip, the grid of the 3rd field effect transistor is also by the 3rd grounding through resistance, the drain electrode of the 3rd field effect transistor connects the source electrode of this second field effect transistor, the drain electrode of the 3rd field effect transistor also connects this voltage output end by this inductance, and this voltage output end is also by this capacity earth;
When computer is in open state, the signal end of this computer output high level signal, when this computer shutdown, the signal end output low level signal of this computer;
When first termination of this first electronic switch is received low level signal, this first electronic switch conducting, when first termination of this first electronic switch was received high level signal, this first electronic switch ended; And
When first termination of this second electronic switch is received high level signal, this second electronic switch conducting, when first termination of this second electronic switch was received low level signal, this second electronic switch ended.
2. buck translation circuit as claimed in claim 1, it is characterized in that: this buck translation circuit also comprises one first diode and the 4th resistance, the anode of this first diode connects the grid of this first field effect transistor, and the negative electrode of this first diode connects first signal end of this pwm chip; The 4th resistance is connected between the grid of second end of this first electronic switch and this first field effect transistor.
3. buck translation circuit as claimed in claim 1, it is characterized in that: this buck translation circuit also comprises second diode and the 5th resistance, the anode of this second diode connects the grid of the 3rd field effect transistor, and the negative electrode of this second diode connects first signal pins of this pwm chip; The 5th resistance is connected between the grid of first signal pins of this pwm chip and the 3rd field effect transistor.
4. buck translation circuit as claimed in claim 1 is characterized in that: the signal end of this computer is the signal end of the platform control maincenter of this computer.
5. buck translation circuit as claimed in claim 1 is characterized in that: this voltage input end is the voltage input end of this dc power converter.
6. buck translation circuit as claimed in claim 1 is characterized in that: this voltage output end is used for output voltage to the transformer of this power supply changeover device.
7. buck translation circuit as claimed in claim 1, it is characterized in that: this first electronic switch is the P-channel field-effect transistor (PEFT) pipe, first to the 3rd end of this first electronic switch is respectively grid, drain electrode and the source electrode of this P-channel field-effect transistor (PEFT) pipe.
8. buck translation circuit as claimed in claim 1, it is characterized in that: this second electronic switch is N channel field-effect pipe, and first to the 3rd end of this second electronic switch is respectively grid, drain electrode and the source electrode of this N channel field-effect pipe.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201110444429.6A CN103187870B (en) | 2011-12-27 | 2011-12-27 | Buck conversion circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201110444429.6A CN103187870B (en) | 2011-12-27 | 2011-12-27 | Buck conversion circuit |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN103187870A true CN103187870A (en) | 2013-07-03 |
| CN103187870B CN103187870B (en) | 2016-01-06 |
Family
ID=48678876
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201110444429.6A Expired - Fee Related CN103187870B (en) | 2011-12-27 | 2011-12-27 | Buck conversion circuit |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN103187870B (en) |
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2016165326A1 (en) * | 2015-04-17 | 2016-10-20 | 华为技术有限公司 | Voltage conversion circuit |
| CN107395178A (en) * | 2017-07-04 | 2017-11-24 | 苏州捷芯威半导体有限公司 | Semiconductor power switch device and electronic equipment |
| CN108528051A (en) * | 2017-03-06 | 2018-09-14 | 珠海天威技术开发有限公司 | Source voltage control circuit and its working method, consumable chip and its working method |
| CN113608003A (en) * | 2021-06-25 | 2021-11-05 | 无锡芯朋微电子股份有限公司 | Voltage detection circuit, power supply system and chip |
Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5717320A (en) * | 1995-11-27 | 1998-02-10 | U.S. Philips Corporation | Power supply circuit |
| US20080122418A1 (en) * | 2006-11-28 | 2008-05-29 | Briere Michael A | Synchronous DC/DC converter |
| US7538530B2 (en) * | 2006-01-02 | 2009-05-26 | Asustek Computer Inc. | Buck converter |
| CN201418176Y (en) * | 2009-04-17 | 2010-03-03 | 黄顺康 | Boosting circuit and LED driver |
| CN102141832A (en) * | 2010-01-29 | 2011-08-03 | 鸿富锦精密工业（深圳）有限公司 | Voltage control circuit with negative voltage suppression function |
-
2011
- 2011-12-27 CN CN201110444429.6A patent/CN103187870B/en not_active Expired - Fee Related
Patent Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5717320A (en) * | 1995-11-27 | 1998-02-10 | U.S. Philips Corporation | Power supply circuit |
| US7538530B2 (en) * | 2006-01-02 | 2009-05-26 | Asustek Computer Inc. | Buck converter |
| US20080122418A1 (en) * | 2006-11-28 | 2008-05-29 | Briere Michael A | Synchronous DC/DC converter |
| CN201418176Y (en) * | 2009-04-17 | 2010-03-03 | 黄顺康 | Boosting circuit and LED driver |
| CN102141832A (en) * | 2010-01-29 | 2011-08-03 | 鸿富锦精密工业（深圳）有限公司 | Voltage control circuit with negative voltage suppression function |
Cited By (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2016165326A1 (en) * | 2015-04-17 | 2016-10-20 | 华为技术有限公司 | Voltage conversion circuit |
| US10148182B2 (en) | 2015-04-17 | 2018-12-04 | Huawei Technologies Co., Ltd. | Voltage conversion circuit with bleed module |
| US10680519B2 (en) | 2015-04-17 | 2020-06-09 | Huawei Technologies Co., Ltd. | Voltage conversion circuit with a bleed circuit |
| CN108528051A (en) * | 2017-03-06 | 2018-09-14 | 珠海天威技术开发有限公司 | Source voltage control circuit and its working method, consumable chip and its working method |
| CN107395178A (en) * | 2017-07-04 | 2017-11-24 | 苏州捷芯威半导体有限公司 | Semiconductor power switch device and electronic equipment |
| CN107395178B (en) * | 2017-07-04 | 2020-07-07 | 苏州捷芯威半导体有限公司 | Semiconductor power switching device and electronic apparatus |
| CN113608003A (en) * | 2021-06-25 | 2021-11-05 | 无锡芯朋微电子股份有限公司 | Voltage detection circuit, power supply system and chip |
Also Published As
| Publication number | Publication date |
|---|---|
| CN103187870B (en) | 2016-01-06 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN101458536B (en) | External control mode switching regulator integrated circuit, power supply system applying same and control method of integrated circuit | |
| CN203368326U (en) | Boost circuit and LED driving power supply | |
| CN206698140U (en) | Converter circuitry of power | |
| CN201854184U (en) | Buck circuit | |
| CN103187870A (en) | Voltage drop converting circuit | |
| CN205249052U (en) | Synchronous Rectifier controlling means and switching power supply | |
| CN102005918A (en) | Synchronous boost-buck device and synchronous buck-buck method thereof | |
| CN104578772A (en) | Boosting circuit | |
| US8736242B2 (en) | Buck circuit | |
| CN204465566U (en) | The electric power management circuit of micro-capacitance sensor communication system | |
| CN103929057A (en) | Switching regulator including charge pump | |
| CN102843021A (en) | Peak suppression circuit and multiphase booster circuit with same | |
| CN203984025U (en) | Make battery-powered device | |
| CN103427625B (en) | Dc-dc converter | |
| CN102207764A (en) | CPU (Central Processing Unit) power supply circuit | |
| CN205319945U (en) | Expanded DC -DC power module mainboard | |
| CN107947580A (en) | Four switch buck boost converters and its digital control method | |
| CN202616998U (en) | Negative voltage generating circuit | |
| CN209911804U (en) | Aging feedback load control circuit of pulse current working state | |
| CN203984247U (en) | A kind of Novel DC multilevel decompression voltage stabilizing circuit | |
| CN203813663U (en) | Self-adaptive boost charging circuit used for switch power supply converter | |
| CN204013269U (en) | power driving circuit | |
| CN201846232U (en) | Synchronous voltage boosting and reducing device | |
| CN112003457A (en) | Device and implementation method for MOS (metal oxide semiconductor) tube zero-voltage switch on BUCK circuit | |
| CN203027146U (en) | High-efficiency auxiliary power source power supply circuit |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| ASS | Succession or assignment of patent right |
Owner name: SCIENBIZIP CONSULTING (SHENZHEN) CO., LTD. Free format text: FORMER OWNER: HONGFUJIN PRECISE INDUSTRY (SHENZHEN) CO., LTD. Effective date: 20150902 Free format text: FORMER OWNER: HONGFUJIN PRECISE INDUSTRY CO., LTD. Effective date: 20150902 |
|
| C41 | Transfer of patent application or patent right or utility model | ||
| TA01 | Transfer of patent application right |
Effective date of registration: 20150902 Address after: 518109 Guangdong province Shenzhen city Longhua District Dragon Road No. 83 wing group building 11 floor Applicant after: SCIENBIZIP CONSULTING (SHEN ZHEN) CO., LTD. Address before: 518109 Guangdong city of Shenzhen province Baoan District Longhua Town Industrial Zone tabulaeformis tenth East Ring Road No. 2 two Applicant before: Hongfujin Precise Industry (Shenzhen) Co., Ltd. Applicant before: Hon Hai Precision Industry Co., Ltd. |
|
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20160106 Termination date: 20161227 |