CN103166750A - Clock time synchronous resource distribution method and device - Google Patents
Clock time synchronous resource distribution method and device Download PDFInfo
- Publication number
- CN103166750A CN103166750A CN2011104171119A CN201110417111A CN103166750A CN 103166750 A CN103166750 A CN 103166750A CN 2011104171119 A CN2011104171119 A CN 2011104171119A CN 201110417111 A CN201110417111 A CN 201110417111A CN 103166750 A CN103166750 A CN 103166750A
- Authority
- CN
- China
- Prior art keywords
- network element
- clock time
- clock
- time
- network
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J3/00—Time-division multiplex systems
- H04J3/02—Details
- H04J3/06—Synchronising arrangements
- H04J3/0635—Clock or time synchronisation in a network
- H04J3/0638—Clock or time synchronisation among nodes; Internode synchronisation
- H04J3/0658—Clock or time synchronisation among packet nodes
- H04J3/0661—Clock or time synchronisation among packet nodes using timestamps
- H04J3/0667—Bidirectional timestamps, e.g. NTP or PTP for compensation of clock drift and for compensation of propagation delays
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J3/00—Time-division multiplex systems
- H04J3/02—Details
- H04J3/06—Synchronising arrangements
- H04J3/0635—Clock or time synchronisation in a network
- H04J3/0638—Clock or time synchronisation among nodes; Internode synchronisation
- H04J3/0641—Change of the master or reference, e.g. take-over or failure of the master
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
- Electric Clocks (AREA)
- Data Exchanges In Wide-Area Networks (AREA)
Abstract
The invention discloses a clock time synchronous resource distribution method and a device. the method includes the steps: S1, determining a head node network element, a tail node network element and middle node network elements of a clock time network according to a network plan of the clock time network; S2, determining a clock time transportation link from the head node network element to the tail node network element; S3, determining clock time synchronous resource distribution of the head node network element, the tail node network element and the middle node network elements in the clock time transportation link; S4, generating clock time network distribution topology and clock time network dynamic operating topology according to the clock time synchronous resource distribution; and S5, determining 1588 time error detection link based on time network dynamic operating topology in the clock time network dynamic operating topology. The clock time synchronous resource distribution method and the device have the advantages that complexity and mismatching in single network element distribution are avoided, clock time network distribution is convenient and efficient, and the clock time network is maintained dynamically.
Description
Technical field
The present invention relates to the communications field, in particular to a kind of synchronizing clock time source collocation method and device.
Background technology
High speed development along with Network Information, the network size that large number quipments forms is increasing, also become increasingly complex, network size corresponding to node network elements up to a hundred, the synchronizing clock time source configuration of single network element can't have been satisfied engineering and use, especially when network was very complicated, simple the clock time configuration requirement was stronger efficiently.
In correlation technique, in the network operation, generally use artificial single network element pointwise to carry out synchronizing clock time source configuration, because clock relays link network element number is limited, therefore just need to conscientiously plan the clock time network, also pay particular attention to during configuration.For the network of hundreds and thousands of network elements, synchronizing clock time source configuration is pretty troublesome, is easy to occur the phenomenons such as mispairing, clock Cheng Huan.
Summary of the invention
For synchronizing clock time source configuration in correlation technique, the artificial single network element pointwise of general use is configured, be easy to cause the problem of mispairing, clock Cheng Huan and propose the present invention, for this reason, main purpose of the present invention is to provide a kind of synchronizing clock time source collocation method and device, to address the above problem.
The invention provides a kind of synchronizing clock time source collocation method.The method comprises: according to the planning of clock time network of network, determine first node network element, end-node network element and intermediate node network element in the clock time network; Determine the clock time relays link from first node network element to the end-node network element; Determine the synchronizing clock time source configuration of first node network element, end-node network element and intermediate node network element in the clock time relays link; According to synchronizing clock time source configuration, generated clock time network configured topology and clock time network dynamic operation topology; Based on the topology of the time network dynamic operation in clock time network dynamic operation topology, determine 1588 thing error detection links.
Preferably, planning according to the clock time network of network, after determining first node network element, end-node network element and the intermediate node network element in the clock time network, also comprise: the clock time node type of determining first node network element, end-node network element and intermediate node network element, wherein the clock time node type comprises clock type and time type, and clock type comprises: SSM mode, internal clock crystal oscillator grade, whether enable clock protection; The time type comprises: timing node type, time algorithm, message repeating speed, local zone time precision.
Preferably, determine that the clock time relays link from first node network element to the end-node network element comprises: according to the priority of predefined clock time relays link, determine many clock time relays link and priority thereof from first node network element to the end-node network element.
Preferably, the priority of predefined clock time relays link is webmaster priority, and wherein webmaster priority is less than SSM credit rating priority.
Preferably, the synchronizing clock time source configuration of determining first node network element, end-node network element and intermediate node network element in the clock time relays link comprises: determine that intermediate node network element in the clock time relays link is as must be through network element; Determining must be through the synchronizing clock time source configuration of network element.
Preferably, based on the topology of the time network dynamic operation in clock time network dynamic operation topology, determine that 1588 thing error detection links comprise: determine 1588 thing error detection network elements in time network dynamic operation topology.
Preferably, after generated clock time network dynamic operation topology, also comprise: determine 1588 thing error detection network elements in the clock time network; According to the path between 1588 thing error detection network elements, determine 1588 thing error detection links.
Preferably, the clock time relays link comprises one of following: clock relays link, 1588 time relays link, 1588 thing error detection links.
Preferably, the clock synchronous source comprises one of following: internal clock, external clock, gps clock, 1588 clocks, circuit are taken out clock, branch road is taken out clock etc.
Preferably, it is one of following that the time synchronized source comprises: if 1588 times were ETH1588, realize 1588 path configurations by two layers of mode of unicast configuring virtual LAN VLAN switching domain between all network elements on time path, and determine must be through network element 1588 port types; If 1588 times were IP1588, realize 1588 path configurations by three layers of mode of unicast configuration of IP route on all network elements on time path, and determine must be through network element 1588 port types.
The invention provides a kind of synchronizing clock time source inking device.This device comprises: the first determination module is used for determining first node network element, end-node network element and intermediate node network element in the clock time network according to the planning of clock time network of network; The second determination module is used for definite clock time relays link from first node network element to the end-node network element; The 3rd determination module is used for the synchronizing clock time source configuration of first node network element, end-node network element and the intermediate node network element of definite clock time relays link; Generation module is used for according to synchronizing clock time source configuration generated clock time network configured topology and clock time network dynamic operation topology; The 4th determination module is used for the time network dynamic operation topology based on clock time network dynamic operation topology, determines 1588 thing error detection links.
By the present invention, according to the network planning, all the node network elements in the clock time network are carried out the end-to-end configuration in synchronizing clock time source, configure simple and clearly, can avoid mispairing and clock Cheng Huan.
Description of drawings
Accompanying drawing described herein is used to provide a further understanding of the present invention, consists of the application's a part, and illustrative examples of the present invention and explanation thereof are used for explaining the present invention, do not consist of improper restriction of the present invention.In the accompanying drawings:
Fig. 1 is the flow chart according to the synchronizing clock time source collocation method of the embodiment of the present invention;
Fig. 2 be according to the preferred embodiment of the invention frequency clock synchronous/schematic diagram of the 1588 end-to-end synchronisation sources configurations of time synchronized;
Fig. 3 is the schematic diagram of 1588 thing error detection link configuration according to the preferred embodiment of the invention;
Fig. 4 is the structured flowchart according to the synchronizing clock time source inking device of the embodiment of the present invention;
Fig. 5 is the structured flowchart one of synchronizing clock time source inking device according to the preferred embodiment of the invention;
Fig. 6 is the structured flowchart two of synchronizing clock time source inking device according to the preferred embodiment of the invention;
Fig. 7 is the structured flowchart three of synchronizing clock time source inking device according to the preferred embodiment of the invention.
Embodiment
Need to prove, in the situation that do not conflict, embodiment and the feature in embodiment in the application can make up mutually.Describe below with reference to the accompanying drawings and in conjunction with the embodiments the present invention in detail.
The invention provides a kind of synchronizing clock time source collocation method.Fig. 1 is according to the flow chart of the synchronizing clock time source collocation method of the embodiment of the present invention, as shown in Figure 1, comprises that following step S102 is to step S110.
Step S102 according to the planning of clock time network of network, determines first node network element, end-node network element and intermediate node network element in the clock time network.
Step S104 determines the clock time relays link from first node network element to the end-node network element.
Step S106 determines the synchronizing clock time source configuration of first node network element, end-node network element and intermediate node network element in the clock time relays link.
Step S108, according to synchronizing clock time source configuration, generated clock time network configured topology and clock time network dynamic operation topology.
Step S110 based on the topology of the time network dynamic operation in clock time network dynamic operation topology, determines 1588 thing error detection links.
In correlation technique, the synchronizing clock time source is general uses artificial single network element pointwise to be configured, and is easy to cause mispairing, clock Cheng Huan.In the embodiment of the present invention, according to the network planning, all the node network elements in the clock time network are carried out the end-to-end configuration in synchronizing clock time source, configure simple and clearly, can avoid mispairing and clock Cheng Huan.
Preferably; planning according to the clock time network of network; after determining first node network element, end-node network element and the intermediate node network element in the clock time network; also comprise: the clock time node type of determining first node network element, end-node network element and intermediate node network element; wherein the clock time node type comprises clock type and time type; clock type comprises: SSM mode, internal clock crystal oscillator grade, whether enable clock protection, the time type comprises: timing node type, time algorithm, message repeating speed, local zone time precision.
Preferably, determine that the clock time relays link from first node network element to the end-node network element comprises: according to the priority of predefined clock time relays link, determine many clock time relays link and priority thereof from first node network element to the end-node network element.
Preferably, the priority of predefined clock time relays link is webmaster priority, and wherein webmaster priority is less than SSM credit rating priority.
Preferably, the synchronizing clock time source configuration of determining first node network element, end-node network element and intermediate node network element in the clock time relays link comprises: determine that intermediate node network element in the clock time relays link is as must be through network element; Determining must be through the synchronizing clock time source configuration of network element.
Preferably, based on the topology of the time network dynamic operation in clock time network dynamic operation topology, determine that 1588 thing error detection links comprise: determine 1588 thing error detection network elements in time network dynamic operation topology.
Preferably, the clock time relays link comprises one of following: clock relays link, 1588 time relays link, 1588 thing error detection links.
Preferably, the clock synchronous source comprises one of following: internal clock, external clock, gps clock, 1588 clocks, circuit are taken out clock etc.
Preferably, it is one of following that the time synchronized source comprises: if 1588 times were ETH1588, realize 1588 path configurations by two layers of mode of unicast configuring virtual LAN VLAN switching domain between all network elements on time path, and determine 1588 time port types; If 1588 times were IP1588, realize 1588 path configurations by three layers of mode of unicast configuration of IP route on all network elements on time path, and determine 1588 time port types.
Be described in greater detail respectively below in conjunction with example.
Example one: end-to-end configuration the whole network clock synchronous source path configuration.
According to clock network planning, determine first node network element, end-node network element, intermediate node network element, and specify the whole network timing parameter, including, but not limited to: SSM mode, internal clock crystal oscillator grade, whether enable clock protection etc.Determine clock relays link in network, by network topological diagram, carry out end-to-end configuration the whole network network element clock synchronous source, appointment must be completed the clock synchronous source configuration of intermediate node network element through intermediate NE, and it comprises following step.
Webmaster starts the source configuration of end-to-end clock synchronous;
Global configuration clock algorithm parameter includes but not limited to: SSM byte mode (ITU-T standard, self-defined, do not use SSM), internal clock crystal oscillator grade, whether enable clock protection etc.
According to clock network planning, determine first node network element, end-node network element, intermediate node network element.
Determine clock relays link in network, by network topological diagram, carry out end-to-end configuration the whole network network element clock synchronous source, appointment must be completed the clock synchronous source configuration of intermediate node network element through intermediate NE, and it comprises following step.
By network topological diagram, carry out the source configuration of end-to-end clock synchronous, specify the clock relays link, must through intermediate NE, complete the clock synchronous source configuration of intermediate node network element;
Appointment must can be specified many clock relays link through network element, and webmaster priority is set; Webmaster priority is less than the SSM credit rating, take the SSM credit rating as first.
Configuration the whole network network element line clock source side formula, configurable multidirectional circuit is taken out clock, and also configurable internal clock, external clock, gps clock, 1588 clocks etc., arrange webmaster priority; Must namely specify the clock route when the network element owing to specifying, therefore can omit the configure intermediate nodes network element takes out line clock.According to must be through network element, intermediate node network element configuration be automatically taken out line clock.
According to the clock configuring condition, generated clock configuration network topological diagram;
According to the clock lock situation, generated clock operational network topological diagram; According to the path link alarm, the monitoring clock locking direction is dynamically followed the tracks of clock operational network topology.
Example two: end-to-end 1588 time synchronized source configurations.
According to 1588 time network planning, specify a plurality of Grandmaster network elements, form 1588 time end-to-end configuration first and last network elements by different Grandmaster network elements, pass through network topological diagram, carry out end-to-end 1588 time port configurations, appointment must through network element, must be through link (port), complete all 1588 time ports configurations of node network elements in network, it comprises following step.
Webmaster starts end-to-end 1588 times configuration.
Global configuration time-domain parameter includes but not limited to: time-domain, territory Time delay measurement mechanism, 1588 protocol massages send parameter, Time synchronization algorithm etc. parameter.
According to 1588 time network planning, specify a plurality of Grandmaster network elements, form 1588 time end-to-end configuration first and last network elements by different Grandmaster network elements, specify 1588 time bang path first and last node network elements.
By network topological diagram, carry out end-to-end 1588 time paths configurations, appointment must through network element (binding next-hop ip address), must be through link (binding vlan domain).
If described 1588 times are ETH1588, described method realizes 1588 path configurations by two layers of mode of unicast configuring virtual LAN VLAN switching domain between all network elements on described time path; If described 1588 times are IP15888, described method realizes 1588 path configurations by three layers of mode of unicast configuration of IP route on all network elements on described time path.
1588 time types of configuration first and last node, intermediate node network element include but not limited to: timing node type, time grade parameters, 1588 protocol package sending modes (over ETH or over UDP), mode of operation etc.
According to 1588 time path configuring conditions, 1588 times that generated are transmitted the configuration network topological diagram.
According to 1588 time ruuning situations, 1588 times that generated are transmitted true operational network topological diagram.
According to chain circuit alarming, supervised path changes, and dynamically follows the tracks of 1588 time network topologys.
Example three: end-to-end 1588 time error monitoring path configurations.
At first the whole network must be set up 1588 time nets, 1588 time path configuration successfuls.1588 times were transmitted true operational network topological diagram, carried out end-to-end 1588 thing error detection link configuration, specified monitoring path first and last node, specify simultaneously must through network element, must be through link (port), it comprises following step.
On the basis that the true operational network topological diagram of 1588 times transmission has generated, webmaster starts end-to-end 1588 thing error detection link configuration.
Specify 1588 thing error detection links, first and last node network element.
Appointment must through network element (binding next-hop ip address), must be through link (binding vlan domain).
If described 1588 times are ETH1588, described method realizes 1588 path configurations by two layers of mode of unicast configuring virtual LAN VLAN switching domain between all network elements on described time path; If described 1588 times are IP15888, described method realizes 1588 path configurations by three layers of mode of unicast configuration of IP route on all network elements on described time path.
Generate 1588 thing error detection path line maps.
As from the foregoing, the configuration of end-to-end synchronizing clock time source, comprise the synchronous end-to-end configuration of frequency clock, the 1588 end-to-end configurations of time synchronized, 1588 thing error detection end-to-end link configurations, can carry out the end-to-end path configuration by network topology, specify first and last node network element, must through network element, must be through link, reach the configuration of the whole network clock time end-to-end path.Eliminated the complexity that the single network element of artificial single network element carries out the clock time configuration, the network that the scale that is applicable to is larger.According to the dynamic change of clock time topology, can in time find the fault in path simultaneously, be beneficial to maintenance.
Be described in detail below in conjunction with the implementation procedure of example to the embodiment of the present invention.
Preferred embodiment one
This preferred embodiment one has described that frequency clock is synchronous, the process of 1588 end-to-end configurations of time synchronized.
Fig. 2 be according to the preferred embodiment of the invention frequency clock synchronous/schematic diagram of 1588 time synchronized end-to-end paths configurations, as shown in Figure 2, according to network topological diagram, network element 1, network element 2, network element 3, network element 4, network element 5, network element 6 form looped networks.
Configuration network global clock parameter includes but not limited to: SSM byte mode, clock ID protection etc.The SSM byte mode includes but not limited to: ITU-T standard, self-defined mode, do not use SSM.
According to the network planning, determine first node network element, end-node network element, specify first and last network element external clock or internal clock reference source.First node network element 1, end-node network element 4.
Appointment must can be specified mulitpath through network element, and webmaster priority is set, and wherein webmaster priority lower than the SSM credit rating, is for example specified:
Network element 1---network element 2---network element 3---network element 4, priority 1;
Network element 1---network element 3---network element 4, priority 2;
Network element 1---network element 6---network element 5---network element 4, priority 3.
Configuration first and last node network element clock source arranges webmaster priority, such as internal clock, external clock, gps clock, 1588 clocks etc.
Configuration the whole network node network element circuit is taken out the clock synchronous source, and configurable multidirectional circuit is taken out the clock synchronous source, and also configurable internal clock, external clock, gps clock, 1588 clocks etc., arrange webmaster priority; Must namely specify the clock transfer route when the network element owing to specifying, therefore can omit the configure intermediate nodes network element takes out line clock.According to must be through network element, the whole network node network element configuration be automatically taken out line clock.
After configuration is completed, automatic generated clock synchronisation source configured topology figure.
If enable the SSM mode, according to the SSM credit rating, automatically lock the high line clock of quality, generated clock real clock synchronisation source operational network topological diagram.
Network element 1---network element 2---network element 3---network element 4 for example, priority 1 is jumped through 2 but arrive network element 4;
Network element 1---network element 3---network element 4, priority 2, but arrive network element 4, only jump through 1.
The line clock SSM quality of priority 2 higher than, the line clock of priority 1 will be so network element 4 will lock the line clock of priority 2.
Preferred embodiment two
This preferred embodiment two has been described the process of 1588 time port configurations.
As shown in Figure 2, according to network topological diagram, network element 1, network element 2, network element 3, network element 4, network element 5, network element 6.Webmaster starts end-to-end 1588 time port configurations.
At first setup time field parameter, include but not limited to: time-domain, territory Time delay measurement mechanism, 1588 protocol massages send parameters, Time synchronization algorithm etc. parameter.
Specify 1588 time bang path first and last node network elements, first node network element 1 for example, end-node network element 4.
1588 time types of configuration first and last node, intermediate node network element include but not limited to: timing node type, time grade parameters, 1588 protocol package sending modes (over ETH or over UDP), mode of operation etc.
Appointment must be through network element (binding next-hop ip address), must can specify mulitpath, and webmaster priority is set through link (binding vlan domain), for example specifies:
Network element 1---network element 2---network element 3---network element 4, priority 1;
Network element 1---network element 3---network element 4, priority 2;
Network element 1---network element 6---network element 5---network element 4, priority 3.
Automatically 1588 times that generated are transmitted the configuration network topological diagram.
According to actual conditions, 1588 times that generated are transmitted true operational network topological diagram; Supervised path changes, and according to chain circuit alarming, dynamically follows the tracks of 1588 time network topologys.
Preferred embodiment three
This preferred embodiment three has been described the process of 1588 thing error detection end-to-end path configurations.
Fig. 3 is the schematic diagram of the 1588 end-to-end configurations of thing error detection according to the preferred embodiment of the invention, as shown in Figure 3, on the basis that 1588 time topological diagrams have generated, configure between non-adjacent network element 1588 thing error detection paths, 1588 time errors between monitoring network element 6----network element 8.
1588 time dynamic operation topological diagrams generate.
Webmaster starts end-to-end 1588 time error monitoring configurations, and selected first and last node network element is: network element 6, network element 8.
Appointment must be through network element, must be through link: network element 6----link 1------network element 3-----link 2----network element 5---link 3----network element 10---link 4---network element 8.
Due to network element and IP address binding, given link can specify must through port, and port is bound with vlan domain.By specify must through network element, must be through link, can specify unique 1588 time errors monitoring paths.
After path configurations is completed, can transmit probe messages between the Passive port of first and last node network element, Master port, detect 1588 time errors.
Need to prove, can carry out in the computer system such as one group of computer executable instructions in the step shown in the flow chart of accompanying drawing, and, although there is shown logical order in flow process, but in some cases, can carry out step shown or that describe with the order that is different from herein.
The embodiment of the present invention provides a kind of synchronizing clock time source inking device, and this synchronizing clock time source inking device can be used for realizing above-mentioned synchronizing clock time source collocation method.Fig. 4 is according to the structured flowchart of the synchronizing clock time source inking device of the embodiment of the present invention, as shown in Figure 4, comprises the first determination module 42, the second determination module 44 and the 3rd determination module 46.The below is described in greater detail.
The first determination module 42 is used for determining first node network element, end-node network element and intermediate node network element in the clock time network according to the planning of clock time network of network; The second determination module 44 is connected to the first determination module 42, be used for to determine the clock time relays link of the end-node network element that the first node network element determined from the first determination module 42 is determined to the first determination module 42; The 3rd determination module 46 is connected to the second determination module 44, is used for the synchronizing clock time source configuration of first node network element, end-node network element and the intermediate node network element of the definite clock time relays link of definite the second determination module 44; Generation module 48 is connected to the 3rd determination module 46, is used for the synchronizing clock time source configuration definite according to the 3rd determination module 46, generated clock time network configured topology and clock time network dynamic operation topology; The 4th determination module 410 is connected to generation module 48, is used for the time network dynamic operation topology based on the clock time network dynamic operation topology of generation module 48 generations, determines 1588 thing error detection links.
Fig. 5 is the structured flowchart one of synchronizing clock time source inking device according to the preferred embodiment of the invention; as shown in Figure 5; said apparatus also comprises: the 5th determination module 412; be used for determining the clock time node type of first node network element, end-node network element and intermediate node network element; wherein the clock time node type comprises clock type and time type; clock type comprises: SSM mode, internal clock crystal oscillator grade, whether enable clock protection, the time type comprises: timing node type, time algorithm, message repeating speed, local zone time precision.
Fig. 6 is the structured flowchart two of synchronizing clock time source inking device according to the preferred embodiment of the invention, as shown in Figure 6, the second determination module 44 comprises: determine submodule 442, be used for the priority according to predefined clock time relays link, determine many clock time relays link and priority thereof from first node network element to the end-node network element.
Fig. 7 is the structured flowchart three of synchronizing clock time source inking device according to the preferred embodiment of the invention, as shown in Figure 7, above-mentioned clock time path configurations device also comprises: module 414 is set, and is that webmaster priority is less than SSM credit rating priority for the priority that presets the clock time relays link.
Need to prove, the synchronizing clock time source inking device that device is described in embodiment is corresponding to above-mentioned embodiment of the method, and its concrete implementation procedure had been carried out detailed description in embodiment of the method, do not repeat them here.
In sum, according to the abovementioned embodiments of the present invention, a kind of synchronizing clock time source collocation method and device are provided.By the present invention, according to the network planning, the clock time path is configured, can avoid mispairing and clock Cheng Huan, the convenient fault of in time finding the clock time path.
obviously, those skilled in the art should be understood that, above-mentioned each module of the present invention or each step can realize with general calculation element, they can concentrate on single calculation element, perhaps be distributed on the network that a plurality of calculation elements form, alternatively, they can be realized with the executable program code of calculation element, thereby, they can be stored in storage device and be carried out by calculation element, perhaps they are made into respectively each integrated circuit modules, perhaps a plurality of modules in them or step being made into the single integrated circuit module realizes.Like this, the present invention is not restricted to any specific hardware and software combination.
The above is only the preferred embodiments of the present invention, is not limited to the present invention, and for a person skilled in the art, the present invention can have various modifications and variations.Within the spirit and principles in the present invention all, any modification of doing, be equal to replacement, improvement etc., within all should being included in protection scope of the present invention.
Claims (10)
1. synchronizing clock time source collocation method is characterized in that comprising:
According to the planning of clock time network of network, determine first node network element, end-node network element and intermediate node network element in described clock time network;
Determine the clock time relays link from described first node network element to described end-node network element;
Determine the synchronizing clock time source configuration of the described first node network element in described clock time relays link, described end-node network element and described intermediate node network element;
According to synchronizing clock time source configuration, generated clock time network configured topology and clock time network dynamic operation topology;
Based on the topology of the time network dynamic operation in described clock time network dynamic operation topology, determine 1588 thing error detection links.
2. method according to claim 1, it is characterized in that, planning according to the clock time network of network, after determining first node network element, end-node network element and the intermediate node network element in described clock time network, also comprise: the clock time node type of determining described first node network element, described end-node network element and described intermediate node network element, wherein said clock time node type comprises clock type and time type, and described clock type comprises: SSM mode, internal clock crystal oscillator grade, whether enable clock protection; Described time type comprises: timing node type, time algorithm, message repeating speed, local zone time precision.
3. method according to claim 1, it is characterized in that, determine that the clock time relays link from described first node network element to described end-node network element comprises: according to the priority of predefined clock time relays link, determine many clock time relays link and priority thereof from described first node network element to described end-node network element.
4. method according to claim 3, is characterized in that, the priority of described predefined clock time relays link is webmaster priority, and described webmaster priority is less than SSM credit rating priority.
5. method according to claim 1, is characterized in that, determines that the synchronizing clock time source configuration of the described first node network element in described clock time relays link, described end-node network element and described intermediate node network element comprises:
Determine that the described intermediate node network element conduct in described clock time relays link must be through network element;
Determine described must be through the configuration of the synchronizing clock time source of network element.
6. method according to claim 1, is characterized in that, based on the topology of the time network dynamic operation in described clock time network dynamic operation topology, determines that 1588 thing error detection links comprise:
Determine 1588 thing error detection network elements in described time network dynamic operation topology;
According to the path between described 1588 thing error detection network elements, determine 1588 thing error detection links.
7. the described method of any one according to claim 1 to 6, is characterized in that, it is one of following that described clock time relays link comprises: clock relays link, 1588 time relays link, 1588 thing error detection links.
8. the described method of any one according to claim 1 to 6, is characterized in that, it is one of following that described clock synchronous source comprises: internal clock, external clock, gps clock, 1588 clocks, circuit are taken out clock, branch road is taken out clock etc.
9. the described method of any one according to claim 1 to 6, is characterized in that, it is one of following that described time synchronized source comprises:
If described 1588 times are ETH1588, realize 1588 path configurations by two layers of mode of unicast configuring virtual LAN VLAN switching domain between all network elements on described time path, and determine must be through network element 1588 port types;
If described 1588 times are IP1588, realize 1588 path configurations by three layers of mode of unicast configuration of IP route on all network elements on described time path, and determine must be through network element 1588 port types.
10. synchronizing clock time source inking device is characterized in that comprising:
The first determination module is used for determining first node network element, end-node network element and intermediate node network element in described clock time network according to the planning of clock time network of network;
The second determination module is used for definite clock time relays link from described first node network element to described end-node network element;
The 3rd determination module is used for the synchronizing clock time source configuration of described first node network element, described end-node network element and the described intermediate node network element of definite described clock time relays link;
Generation module is used for according to synchronizing clock time source configuration generated clock time network configured topology and clock time network dynamic operation topology;
The 4th determination module is used for the time network dynamic operation topology based on described clock time network dynamic operation topology, determines 1588 thing error detection links.
Priority Applications (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201110417111.9A CN103166750B (en) | 2011-12-14 | 2011-12-14 | Synchronizing clock time source collocation method and device |
| PCT/CN2012/075578 WO2013086833A1 (en) | 2011-12-14 | 2012-05-16 | Clock time synchronization source configuration method and device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201110417111.9A CN103166750B (en) | 2011-12-14 | 2011-12-14 | Synchronizing clock time source collocation method and device |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN103166750A true CN103166750A (en) | 2013-06-19 |
| CN103166750B CN103166750B (en) | 2018-03-09 |
Family
ID=48589505
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201110417111.9A Active CN103166750B (en) | 2011-12-14 | 2011-12-14 | Synchronizing clock time source collocation method and device |
Country Status (2)
| Country | Link |
|---|---|
| CN (1) | CN103166750B (en) |
| WO (1) | WO2013086833A1 (en) |
Cited By (12)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104750167A (en) * | 2015-03-30 | 2015-07-01 | 福州瑞芯微电子有限公司 | Configuration method and device of dynamic clock topological structure |
| CN104750166A (en) * | 2015-03-30 | 2015-07-01 | 福州瑞芯微电子有限公司 | Sharing method and device of dynamic clock topological structure |
| WO2015172476A1 (en) * | 2014-05-16 | 2015-11-19 | 中兴通讯股份有限公司 | Synchronization method, controller, synchronization node, synchronous network, and storage medium |
| CN105323086A (en) * | 2014-07-11 | 2016-02-10 | 中兴通讯股份有限公司 | Synchronization time source selection indication method, device and system |
| CN105356990A (en) * | 2015-10-30 | 2016-02-24 | 国网冀北电力有限公司信息通信分公司 | Time synchronization method |
| CN106130682A (en) * | 2016-06-14 | 2016-11-16 | 河海大学 | The clock chain circuit planing method of plesiochronous network |
| CN106160907A (en) * | 2015-04-08 | 2016-11-23 | 中兴通讯股份有限公司 | The collocation method of a kind of Synchronization Network and device |
| CN106357501A (en) * | 2015-07-16 | 2017-01-25 | 中国移动通信集团公司 | Intelligent clock planning configuration method, device and integrated controller |
| CN106453098A (en) * | 2016-12-05 | 2017-02-22 | 深圳市国电科技通信有限公司 | Automatic superimposed data collection algorithm based on network topology |
| CN106559345A (en) * | 2016-12-05 | 2017-04-05 | 深圳市国电科技通信有限公司 | Ranked data gathering algorithm based on network topology |
| WO2017177812A1 (en) * | 2016-04-13 | 2017-10-19 | 中兴通讯股份有限公司 | Network element clock parameter configuration method and apparatus, and communications system |
| CN113904993A (en) * | 2021-10-27 | 2022-01-07 | 西安微电子技术研究所 | Multi-priority supported time-triggered Ethernet clock synchronization control method |
Citations (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1617509A (en) * | 2003-11-15 | 2005-05-18 | 华为技术有限公司 | Managig method for network clock |
| CN1835433A (en) * | 2005-03-14 | 2006-09-20 | 安捷伦科技有限公司 | Applications for multiple time synchronization domains |
| US20080144515A1 (en) * | 2006-12-13 | 2008-06-19 | Nortel Networks Limited | Protocol for Clock Distribution and Loop Resolution |
| CN101641889A (en) * | 2007-03-20 | 2010-02-03 | 马维尔国际贸易有限公司 | Synchronous network device |
| CN101882990A (en) * | 2010-06-24 | 2010-11-10 | 中兴通讯股份有限公司 | Method for selecting master clock based on PTP (Picture Transfer Protocol) and link quality, slave clock and system |
| CN102082652A (en) * | 2009-11-26 | 2011-06-01 | 华为技术有限公司 | Method, device and system for acquiring network clock topological structure |
| CN102208958A (en) * | 2011-07-04 | 2011-10-05 | 瑞斯康达科技发展股份有限公司 | Clock synchronization method for synchronous Ethernets, as well as synchronous information sending/receiving method, device and apparatus |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1302629C (en) * | 2003-12-18 | 2007-02-28 | 华为技术有限公司 | Clock synchronization method and equipment in multi-signal multiplexing processing procedure |
| CN201789508U (en) * | 2010-08-10 | 2011-04-06 | 华为技术有限公司 | 1588V2 protocol processing system |
-
2011
- 2011-12-14 CN CN201110417111.9A patent/CN103166750B/en active Active
-
2012
- 2012-05-16 WO PCT/CN2012/075578 patent/WO2013086833A1/en active Application Filing
Patent Citations (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1617509A (en) * | 2003-11-15 | 2005-05-18 | 华为技术有限公司 | Managig method for network clock |
| CN1835433A (en) * | 2005-03-14 | 2006-09-20 | 安捷伦科技有限公司 | Applications for multiple time synchronization domains |
| US20080144515A1 (en) * | 2006-12-13 | 2008-06-19 | Nortel Networks Limited | Protocol for Clock Distribution and Loop Resolution |
| CN101641889A (en) * | 2007-03-20 | 2010-02-03 | 马维尔国际贸易有限公司 | Synchronous network device |
| CN102082652A (en) * | 2009-11-26 | 2011-06-01 | 华为技术有限公司 | Method, device and system for acquiring network clock topological structure |
| CN101882990A (en) * | 2010-06-24 | 2010-11-10 | 中兴通讯股份有限公司 | Method for selecting master clock based on PTP (Picture Transfer Protocol) and link quality, slave clock and system |
| CN102208958A (en) * | 2011-07-04 | 2011-10-05 | 瑞斯康达科技发展股份有限公司 | Clock synchronization method for synchronous Ethernets, as well as synchronous information sending/receiving method, device and apparatus |
Non-Patent Citations (1)
| Title |
|---|
| 常夏勤: "《IEEE1588时间同步协议分析与实现》", 《中国优秀硕士学位论文全文数据库信息科技辑 》 * |
Cited By (20)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2015172476A1 (en) * | 2014-05-16 | 2015-11-19 | 中兴通讯股份有限公司 | Synchronization method, controller, synchronization node, synchronous network, and storage medium |
| US10181919B2 (en) | 2014-05-16 | 2019-01-15 | Xi'an Zhongxing New Software Co., Ltd. | Synchronization method, controller, synchronization node, synchronous network, and storage medium |
| CN105323086A (en) * | 2014-07-11 | 2016-02-10 | 中兴通讯股份有限公司 | Synchronization time source selection indication method, device and system |
| CN105323086B (en) * | 2014-07-11 | 2020-03-10 | 中兴通讯股份有限公司 | Method, device and system for indicating synchronous time source selection |
| CN104750167A (en) * | 2015-03-30 | 2015-07-01 | 福州瑞芯微电子有限公司 | Configuration method and device of dynamic clock topological structure |
| CN104750166A (en) * | 2015-03-30 | 2015-07-01 | 福州瑞芯微电子有限公司 | Sharing method and device of dynamic clock topological structure |
| CN104750166B (en) * | 2015-03-30 | 2018-06-19 | 福州瑞芯微电子股份有限公司 | A kind of sharing method and device of dynamic clock topological structure |
| CN104750167B (en) * | 2015-03-30 | 2018-07-24 | 福州瑞芯微电子股份有限公司 | A kind of configuration method and device of dynamic clock topological structure |
| CN106160907A (en) * | 2015-04-08 | 2016-11-23 | 中兴通讯股份有限公司 | The collocation method of a kind of Synchronization Network and device |
| CN106160907B (en) * | 2015-04-08 | 2019-07-05 | 中兴通讯股份有限公司 | A kind of configuration method and device of synchronous net |
| CN106357501A (en) * | 2015-07-16 | 2017-01-25 | 中国移动通信集团公司 | Intelligent clock planning configuration method, device and integrated controller |
| CN105356990B (en) * | 2015-10-30 | 2019-03-08 | 国网冀北电力有限公司信息通信分公司 | Method for synchronizing time |
| CN105356990A (en) * | 2015-10-30 | 2016-02-24 | 国网冀北电力有限公司信息通信分公司 | Time synchronization method |
| WO2017177812A1 (en) * | 2016-04-13 | 2017-10-19 | 中兴通讯股份有限公司 | Network element clock parameter configuration method and apparatus, and communications system |
| CN106130682B (en) * | 2016-06-14 | 2018-05-08 | 河海大学 | The clock chain circuit planing method of plesiochronous network |
| CN106130682A (en) * | 2016-06-14 | 2016-11-16 | 河海大学 | The clock chain circuit planing method of plesiochronous network |
| CN106559345A (en) * | 2016-12-05 | 2017-04-05 | 深圳市国电科技通信有限公司 | Ranked data gathering algorithm based on network topology |
| CN106453098A (en) * | 2016-12-05 | 2017-02-22 | 深圳市国电科技通信有限公司 | Automatic superimposed data collection algorithm based on network topology |
| CN113904993A (en) * | 2021-10-27 | 2022-01-07 | 西安微电子技术研究所 | Multi-priority supported time-triggered Ethernet clock synchronization control method |
| CN113904993B (en) * | 2021-10-27 | 2023-06-27 | 西安微电子技术研究所 | Multi-priority time-triggered Ethernet clock synchronous control method |
Also Published As
| Publication number | Publication date |
|---|---|
| WO2013086833A1 (en) | 2013-06-20 |
| CN103166750B (en) | 2018-03-09 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN103166750A (en) | Clock time synchronous resource distribution method and device | |
| CN103916950B (en) | Method for synchronizing time and system | |
| CN105429725B (en) | A kind of submicrosecond grade clock synchronizing method and system based on SOPC networkings | |
| EP2802097B1 (en) | Clock synchronization method and device | |
| CN103107876B (en) | A kind of method and system and device of multi-clock simultaneous techniques mixed networking | |
| CN113347065A (en) | Flow scheduling test device and method in time-sensitive network | |
| CN105978652B (en) | Equipment, system and method at synchronous pair of Redundant Ethernet | |
| EP2738971B1 (en) | Method and device for clock synchronization | |
| RU2638645C2 (en) | Method for identification of reference clock signals subjected to asymmetry changes to delay propagation path between nodes in communication network | |
| CN103139002B (en) | 1588 thing error detection method and devices between network element | |
| CN104365043A (en) | Ring based precise time data network clock phase adjustments | |
| CN101938318B (en) | Synchronous method, system and convergent ring device among devices in convergent network | |
| CN103684648B (en) | A kind of ring network node clock effectiveness judgment method and device | |
| JP2019508986A (en) | Method for updating clock synchronization topology, method and device for determining clock synchronization path | |
| CN106656387A (en) | Method, node and system for detecting clock synchronization path | |
| CN102420688A (en) | Clock frequency synchronization method and device | |
| CN103051439B (en) | A kind of method and device of selection clock source | |
| Pahlevan et al. | Simulation framework for clock synchronization in time sensitive networking | |
| US20210314078A1 (en) | Clock topology in an ethernet network | |
| KR101304745B1 (en) | Method for synchronizing clocks by separated transmissions of first and second data via at least one timing distribution protocol, and associated system and module | |
| Zarick et al. | Transparent clocks vs. enterprise ethernet switches | |
| CN104092528A (en) | Clock synchronization method and device | |
| Zhu et al. | Measures to improve the accuracy and reliability of clock synchronization in time-sensitive networking | |
| Miranda et al. | Enabling time-sensitive network management over multi-domain wired/wi-fi networks | |
| Simanic et al. | Compensation of asymmetrical latency for ethernet clock synchronization |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |