CN103166626A - Low voltage differential signal receiving circuit provided with current automatic control - Google Patents
Low voltage differential signal receiving circuit provided with current automatic control Download PDFInfo
- Publication number
- CN103166626A CN103166626A CN2013101141093A CN201310114109A CN103166626A CN 103166626 A CN103166626 A CN 103166626A CN 2013101141093 A CN2013101141093 A CN 2013101141093A CN 201310114109 A CN201310114109 A CN 201310114109A CN 103166626 A CN103166626 A CN 103166626A
- Authority
- CN
- China
- Prior art keywords
- current
- pipe
- common
- input
- electric current
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Landscapes
- Amplifiers (AREA)
Abstract
The invention discloses a low voltage differential signal receiving circuit provided with current automatic control. The circuit comprises a current shunt controlled by common-mode voltage and a rail to rail input comparator; wherein the current shunt controlled by common-mode voltage is used for controlling tail current of n type input geminate transistors under different common-mode voltages, and further adjusting grid source voltage of the n type input geminate transistors; and the rail to rail input comparator is used for comparing and then converting input differential signals into single channel signals, then transmitting the single channel signals to a digital part to be reformed. The low voltage differential signal receiving circuit provided with current automatic control adopts common-mode voltage inputting to perform reasonable shunt control on input differential and tail pipe currents, enables working areas of the n input geminate transistors to translate towards a high common mode direction to achieve the aim of enabling total current flowing through the n type input geminate transistors and p type input geminate transistors to be relatively constant, not only lowers power consumption and transconductance, but also reduces shaking of output waveform under different common-mode voltages.
Description
Technical field
The present invention relates to the CMOS technical field of analog integrated circuit design, be specifically related to a kind of with automatic low-voltage differential signal (Low-Voltage Differential Signaling, the LVDS) receiving circuit of controlling of electric current.
Background technology
Current era along with the develop rapidly of information industry, constantly proposes Secretary to the high-speed interface technology, and wherein low-power consumption and the good performances such as noise are the subject matter that needs to be resolved hurrily.The LVDS technology is a kind of transfer of data and the interfacing that occurs the nineties in 20th century, is a kind of new technology that solves current common I/O interface problem.With respect to other transmission technologys, LVDS has the plurality of advantages such as transmission speed is high, noise resisting ability is strong, low in energy consumption.Therefore, the application of LVDS technology is more and more extensive.
One of advantage of LVDS transceiver is exactly the common epd that allows transmitter and receiver existence ± 1V.The general common-mode voltage of LVDS signal of transtation mission circuit output is 1.25V, and differential mode voltage is 350mV, and like this, for receiving circuit, common mode just might become 0.25V or 2.25V.Simultaneously, due to the common-mode noise in the process that reaches transmission in signal meeting coupling circuit, receiver just needs larger common mode range.Therefore, large common-mode input range and lower power consumption have just become the Major Difficulties of LVDS receiver design.
The input voltage range that can be obtained comparator by the regulation to comparator input common-mode range and differential mode scope is 0～2.4V, covers like this Voltage rails on ground with regard to the input that needs comparator.Comparator in the LVDS receiver, adopts the rail-to-rail structure input stage of device as a comparison more at present.The benefit of this implementation is that its input common-mode range is very large.But due to the restriction of analog circuit itself, the power consumption of this comparator is very large, and the total current of the needs of input stage can increase when p pipe differential pair and n pipe differential pair are worked simultaneously, and circuit power consumption can make circuit working unstable when increasing.Therefore the present invention has proposed a kind of Low Voltage Differential Signal (LVDS) receiving circuit of automatically controlling with electric current under this background, with the demand of the LVDS transceiver system that satisfies large common-mode input range, low-power consumption and steady operation.
Summary of the invention
The technical problem that (one) will solve
In view of this, it is a kind of with the automatic Low Voltage Differential Signal receiving circuit of controlling of electric current that main purpose of the present invention is to provide, to solve existing Low Voltage Differential Signal receiver common mode range, the problem of power consumption and stable aspect Shortcomings makes circuit reach the purpose that input common-mode range is large, low in energy consumption, stability is high.
(2) technical scheme
For achieving the above object, the invention provides a kind of with the automatic Low Voltage Differential Signal receiving circuit of controlling of electric current, this circuit comprises current diverter 10 and the rail-to-rail input comparator 20 that common-mode voltage is controlled, wherein: the current diverter 10 that common-mode voltage is controlled, be used under different common-mode voltages, N-shaped input being controlled the tail current of pipe, thereby adjust the N-shaped input to the gate source voltage of pipe; Rail-to-rail input comparator 20, be used for will input differential signal change into one-channel signal after comparing, then this one-channel signal be transferred to numerical portion carry out shaping.
In such scheme, the current diverter 10 that described common-mode voltage is controlled comprises the first to the 3rd current mirror (M1, M2, M3) that the p pipe consists of, the the 4th and the 5th common-mode voltage sensing device (M4, M5) that the p pipe consists of, the the 6th and the 7th current regulator (M6, M7) that n tube current mirror consists of and for n pipe input difference, tail pipe is provided the 8th n pipe M8 of bias voltage, wherein: the first to the 3rd current mirror (M1, M2, M3) that the p pipe consists of is used for the electric current that mirror current source produces; The the 4th and the 5th common-mode voltage sensing device (M4, M5) that p pipe consists of is used for when the common-mode voltage variation of differential input signal, and the electric current that flows into the 6th and the 7th current regulator (M6, M7) that n tube current mirror consists of is controlled; The the 6th and the 7th current regulator (M6, M7) that n tube current mirror consists of, be used for receiving the image current of the second current mirror M2, decide the 3rd current mirror M3 mirror electric current to flow into the size of the 8th n pipe M8 by the size that flows through the 7th current regulator M7 electric current after mirror image, thereby reach the purpose of the n pipe differential pair tail pipe electric current of controlling rail-to-rail input comparator.
In such scheme, the second current mirror M2 that described p pipe consists of, be used for the electric current that mirror current source produces, electric current manage by p the 4th and the 5th common-mode voltage sensing device (M4, M5) that consists of with current delivery to the 6th and the 7th current regulator (M6, M7).
In such scheme, the the described the 4th and the 5th common-mode voltage sensing device (M4, M5) consists of by two p pipes, controlled by the common-mode voltage of differential input signal, the electric current that flows through the 4th and the 5th common-mode voltage sensing device (M4, M5) reduces along with the rising of common-mode voltage, make the cut-off of two p pipes of the 4th and the 5th common-mode voltage sensing device (M4, M5) until common-mode voltage is elevated to, electric current can't flow into the 6th and the 7th current regulator (M6, M7) by controller.
In such scheme, the 3rd current mirror M3 that described p pipe consists of is used for the electric current that mirror current source produces; When the difference common mode input is low, in the 7th current regulator M7 of the basic all inflow current adjusters of the electric current of the 3rd current mirror M3, thereby make the electric current that flows into the 8th n pipe M8 very little, and then cause the tail current of n pipe differential pair very little, at this moment p pipe input difference is to playing a major role; When the difference common mode input was higher, the electric current of the 3rd current mirror M3 mirror current source substantially all flowed into the 8th n pipe M8, thereby for n manages input difference to larger tail current is provided, this moment, n pipe input difference was to playing a major role.
In such scheme, described rail-to-rail comparator 20 is by the 9th right tail current pipe M9 of p pipe input difference, the the 11 and the 12 p pipe input difference is to (M11, M12) and the 15 to the 20 load current mirror (M15, M16, M17, M18, M19, M20) thereof, the 14 right tail current pipe (M14) of n pipe input difference, the the tenth and the 13 n pipe differential pair (M10, M13) and the 21 to the 26 load current mirror (M21, M22, M23, M24, M25, M26) thereof consist of.
In such scheme, the 9th right tail current pipe M9 of described p pipe input difference, thus the electric current of mirror image external current source is managed input difference to tail current is provided for p.
In such scheme, the the described the 11 and the 12 p pipe input difference plays a major role when the common-mode voltage of input differential signal hangs down to (M11, M12), the 15 to the 20 load current mirror (M15, M16, M17, M18, M19, M20) is started working, and load current mirror two-way electric current is exported to the next stage circuit after comparing through mirror image; And the tenth and the 13 n pipe differential pair (M10 when common-mode voltage is low, M13) substantially do not work, do not need tail pipe that large electric current is provided, current diverter 10 is restricted to a very little value with the tail current that it is right that n manages input difference when common-mode voltage is low just because of this, has avoided the waste of electric current.
In such scheme, the the described the tenth and the 13 n pipe differential pair (M10, M13) work plays a major role when the common-mode voltage of input differential signal is higher, the 8th n pipe M8 that passes through of the current diverter 10 that this moment, common-mode voltage was controlled provides bias voltage for the right tail pipe of n pipe input difference, thereby provide stable tail current to guarantee that n pipe input difference is to normal operation, the 21 to the 26 load current mirror (M21, M22, M23, M24, M25, M26) is started working, and the two-way electric current is exported to the next stage circuit through after comparing after mirror image.
(3) beneficial effect
Compared with prior art, the beneficial effect of technical scheme generation of the present invention is as follows:
1, provided by the invention with the automatic Low Voltage Differential Signal receiving circuit of controlling of electric current, by the current diverter that adopts the difference common mode input to control, mode to the differential pair tail pipe Current Control of rail-to-rail input comparator, realized a kind of with the automatic Low Voltage Differential Signal receiving circuit of controlling of electric current, solved existing Low Voltage Differential Signal receiver common mode range, the problem of power consumption and stable aspect Shortcomings makes circuit reach the purpose that input common-mode range is large, low in energy consumption, stability is high.
2, provided by the invention with the automatic Low Voltage Differential Signal receiving circuit of controlling of electric current, the input voltage range of this circuit is 0～2.4V, in most of operating time, p pipe differential pair plays a major role, and the mode of therefore by input differential signal, the tail pipe electric current of the n pipe differential pair of rail-to-rail input being controlled reduces power consumption.Rail-to-rail p pipe differential pair plays a major role at work when common-mode voltage is low, and n pipe differential pair is not worked substantially, and be reduced to a minimum with the tail pipe electric current that n manages differential pair this moment, to avoid unnecessary power wastage; Guarantee that by the flow-dividing control to electric current n, the p tail pipe electric current sum of rail-to-rail input stage are a stationary value simultaneously, reduced the shake (jitter) of output waveform under different common-mode voltages; Also reduce to a certain extent the mutual conductance of circuit, guaranteed the stability of circuit working, avoided to a certain extent causing the output signal distortion.
3, provided by the invention with the automatic Low Voltage Differential Signal receiving circuit of controlling of electric current, adopt rail-to-rail input comparator can guarantee that comparator all can work in larger common mode input scope.
4, provided by the invention it is large that this circuit has input common-mode range, low in energy consumption with the automatic Low Voltage Differential Signal receiving circuit of controlling of electric current, and the advantage that circuit stability is high is applicable in the receiver of low-voltage differential signal transmission.
Description of drawings
Fig. 1 is the schematic diagram with the automatic Low Voltage Differential Signal receiving circuit of controlling of electric current according to the embodiment of the present invention;
Fig. 2 is during according to being used for Low Voltage Differential Signal (LVDS) receiving circuit and comprising the current diverter that common-mode voltage controls of the embodiment of the present invention, the simulation result of the tail pipe electric current of two of rail-to-rail input stage differential pairs and two tail pipe electric current sums in circuit; Wherein, in figure, transverse axis is the common-mode voltage value, and the longitudinal axis is current value.
Fig. 3 is during according to being used for Low Voltage Differential Signal (LVDS) receiving circuit and not comprising the current diverter that common-mode voltage controls of the embodiment of the present invention, the simulation result of the tail pipe electric current of two of rail-to-rail input stage differential pairs and two tail pipe electric current sums in circuit; Wherein, in figure, transverse axis is the common-mode voltage value, and the longitudinal axis is current value.
Embodiment
For making the purpose, technical solutions and advantages of the present invention clearer, below in conjunction with specific embodiment, and with reference to accompanying drawing, the present invention is described in more detail.
As shown in Figure 1, Fig. 1 is the structural representation with the automatic Low Voltage Differential Signal receiving circuit of controlling of electric current according to the embodiment of the present invention, this circuit comprises current diverter 10 and the rail-to-rail input comparator 20 that common-mode voltage is controlled, wherein: the current diverter 10 that common-mode voltage is controlled, be used under different common-mode voltages, N-shaped input being controlled the tail current of pipe, thereby adjust the N-shaped input to the gate source voltage of pipe; Rail-to-rail input comparator 20, be used for will input differential signal change into one-channel signal after comparing, then this one-channel signal be transferred to numerical portion carry out shaping.
In Fig. 1, the current diverter 10 that common-mode voltage is controlled comprises the first to the 3rd current mirror (M1, M2, M3) that the p pipe consists of, the the 4th and the 5th common-mode voltage sensing device (M4, M5) that the p pipe consists of, the the 6th and the 7th current regulator (M6, M7) that n tube current mirror consists of and for n pipe input difference, tail pipe is provided the 8th n pipe M8 of bias voltage, wherein: the first to the 3rd current mirror (M1, M2, M3) that the p pipe consists of is used for the electric current that mirror current source produces; The the 4th and the 5th common-mode voltage sensing device (M4, M5) that p pipe consists of is used for when the common-mode voltage variation of differential input signal, and the electric current that flows into the 6th and the 7th current regulator (M6, M7) that n tube current mirror consists of is controlled; The the 6th and the 7th current regulator (M6, M7) that n tube current mirror consists of, be used for receiving the image current of the second current mirror M2, decide the 3rd current mirror M3 mirror electric current to flow into the size of the 8th n pipe M8 by the size that flows through the 7th current regulator M7 electric current after mirror image, thereby reach the purpose of the n pipe differential pair tail pipe electric current of controlling rail-to-rail input comparator.
Wherein, the second current mirror M2 that p pipe consists of is used for the electric current that mirror current source produces, electric current manage by p the 4th and the 5th common-mode voltage sensing device (M4, M5) that consists of with current delivery to the 6th and the 7th current regulator (M6, M7).The the 4th and the 5th common-mode voltage sensing device (M4, M5) consists of by two p pipes, controlled by the common-mode voltage of differential input signal, the electric current that flows through the 4th and the 5th common-mode voltage sensing device (M4, M5) reduces along with the rising of common-mode voltage, make the cut-off of two p pipes of the 4th and the 5th common-mode voltage sensing device (M4, M5) until common-mode voltage is elevated to, electric current can't flow into the 6th and the 7th current regulator (M6, M7) by controller.The 3rd current mirror M3 that the p pipe consists of is used for the electric current that mirror current source produces; When the difference common mode input is low, in the 7th current regulator M7 of the basic all inflow current adjusters of the electric current of the 3rd current mirror M3, thereby make the electric current that flows into the 8th n pipe M8 very little, and then cause the tail current of n pipe differential pair very little, at this moment p pipe input difference is to playing a major role; When the difference common mode input was higher, the electric current of the 3rd current mirror M3 mirror current source substantially all flowed into the 8th n pipe M8, thereby for n manages input difference to larger tail current is provided, this moment, n pipe input difference was to playing a major role.
In Fig. 1, rail-to-rail comparator 20 is by the 9th right tail current pipe M9 of p pipe input difference, the the 11 and the 12 p pipe input difference is to (M11, M12) and the 15 to the 20 load current mirror (M15, M16, M17, M18, M19, M20) thereof, the 14 right tail current pipe (M14) of n pipe input difference, the the tenth and the 13 n pipe differential pair (M10, M13) and the 21 to the 26 load current mirror (M21, M22, M23, M24, M25, M26) thereof consist of.
Wherein, the 9th right tail current pipe M9 of p pipe input difference, thus the electric current of mirror image external current source is managed input difference to tail current is provided for p.The the 11 and the 12 p pipe input difference plays a major role when the common-mode voltage of input differential signal hangs down to (M11, M12), the 15 to the 20 load current mirror (M15, M16, M17, M18, M19, M20) is started working, and load current mirror two-way electric current is exported to the next stage circuit after comparing through mirror image; And the tenth and the 13 n pipe differential pair (M10 when common-mode voltage is low, M13) substantially do not work, do not need tail pipe that large electric current is provided, current diverter 10 is restricted to a very little value with the tail current that it is right that n manages input difference when common-mode voltage is low just because of this, has avoided the waste of electric current.The the tenth and the 13 n pipe differential pair (M10, M13) work plays a major role when the common-mode voltage of input differential signal is higher, the 8th n pipe M8 that passes through of the current diverter 10 that this moment, common-mode voltage was controlled provides bias voltage for the right tail pipe of n pipe input difference, thereby provide stable tail current to guarantee that n pipe input difference is to normal operation, the 21 to the 26 load current mirror (M21, M22, M23, M24, M25, M26) is started working, and the two-way electric current is exported to the next stage circuit through after comparing after mirror image.
Be to be that p pipe input difference is to working the 0-2.4V most of the time due to the circuit input voltage range, when the differential signal common-mode voltage is low rail-to-rail n pipe input difference to and the load current mirror operating time seldom, therefore this kind method consumption that can save electric current, guarantee simultaneously when common-mode voltage slowly raises, the electric current sum that flows into two differential pairs of rail-to-rail input stage is a stable value substantially, guarantee the stability of circuit working, reduce the output waveform shake, avoid to a certain extent the output signal distortion.
Carry out direct current scanning by the common-mode voltage to differential input signal, observe tail pipe electric current (n pipe input difference is to the corresponding curve a of tail current, and p pipe input difference is to the corresponding curve b of tail current) and two tail pipe electric current sums (curve c) of two differential pairs of rail-to-rail input stage in circuit.Fig. 2 is the simulation result when comprising the current diverter that common-mode voltage controls, can find out that two tail pipe electric current sums are straight line substantially, the equivalent transconductance that rail-to-rail input stage is described is also a stationary value substantially, make the rise and fall curve of output waveform raise or reduce for linear, reduced the shake of output waveform, mutual conductance is smaller with common-mode voltage variation, can avoid to a certain extent circuit output signal distortion when work.Fig. 3 is the simulation result when not comprising the current diverter that common-mode voltage controls, can it is evident that in Fig. 3 two tail pipe electric current sums increases when n pipe and the p pipe conducting simultaneously work by contrast, cause the increase of the shake of output waveform, also can cause the equivalent transconductance of rail-to-rail input stage to increase, easily cause the output signal distortion.
In sum, this Current Control analog circuit with Low Voltage Differential Signal (LVDS) receiver provided by the invention, has following beneficial effect: the 1) current diverter of the present invention by adopting the difference common mode input to control, to the mode of rail-to-rail comparator input difference to the tail pipe Current Control, realized a kind of with the automatic Low Voltage Differential Signal receiver analog circuit of controlling of electric current, it is large that this circuit has input common-mode range, low in energy consumption, the advantage that circuit stability is high is applicable in the receiver of low-voltage differential signal transmission.2) circuit adopts the comparator of rail-to-rail input stage can receive the differential input signal of larger common mode range.3) common-mode voltage of circuit by input differential signal controlled the tail pipe electric current of the n pipe differential pair of rail-to-rail input, avoids the power wastage when rail-to-rail input stage n pipe differential pair and load current mirror thereof are not worked.4) guarantee that by the flow-dividing control to electric current n, the p tail pipe electric current sum of rail-to-rail input stage are a stationary value, improved the stability of circuit working, reduce the shake that output waveform causes because of common-mode voltage variation, avoid to a certain extent the output signal distortion.5) circuit structure is easily understood, and is easy to realize.
Above-described specific embodiment; purpose of the present invention, technical scheme and beneficial effect are further described; institute is understood that; the above is only specific embodiments of the invention; be not limited to the present invention; within the spirit and principles in the present invention all, any modification of making, be equal to replacement, improvement etc., within all should being included in protection scope of the present invention.
Claims (9)
1. the Low Voltage Differential Signal receiving circuit with the automatic control of electric current, is characterized in that, this circuit comprises current diverter (10) and the rail-to-rail input comparator (20) that common-mode voltage is controlled, wherein:
The current diverter (10) that common-mode voltage is controlled is used under different common-mode voltages, N-shaped input being controlled the tail current of pipe, thereby adjusts the N-shaped input to the gate source voltage of pipe;
Rail-to-rail input comparator (20), be used for will input differential signal change into one-channel signal after comparing, then this one-channel signal be transferred to numerical portion carry out shaping.
2. according to claim 1 with the automatic Low Voltage Differential Signal receiving circuit of controlling of electric current, it is characterized in that, the current diverter (10) that described common-mode voltage is controlled comprises the first to the 3rd current mirror (M1, M2, M3) that the p pipe consists of, the the 4th and the 5th common-mode voltage sensing device (M4, M5) that the p pipe consists of, the the 6th and the 7th current regulator (M6, M7) that n tube current mirror consists of and for n pipe input difference, tail pipe is provided the 8th n pipe (M8) of bias voltage, wherein:
The first to the 3rd current mirror (M1, M2, M3) that the p pipe consists of is used for the electric current that mirror current source produces;
The the 4th and the 5th common-mode voltage sensing device (M4, M5) that p pipe consists of is used for when the common-mode voltage variation of differential input signal, and the electric current that flows into the 6th and the 7th current regulator (M6, M7) that n tube current mirror consists of is controlled;
The the 6th and the 7th current regulator (M6, M7) that n tube current mirror consists of, be used for receiving the image current of the second current mirror (M2), decide the 3rd current mirror (M3) mirror electric current to flow into the size of the 8th n pipe (M8) by the size that flows through the 7th current regulator (M7) electric current after mirror image, thereby reach the purpose of the n pipe differential pair tail pipe electric current of controlling rail-to-rail input comparator.
3. according to claim 2 with the automatic Low Voltage Differential Signal receiving circuit of controlling of electric current, it is characterized in that, the second current mirror (M2) that described p pipe consists of, be used for the electric current that mirror current source produces, electric current manage by p the 4th and the 5th common-mode voltage sensing device (M4, M5) that consists of with current delivery to the 6th and the 7th current regulator (M6, M7).
4. according to claim 2 with the automatic Low Voltage Differential Signal receiving circuit of controlling of electric current, it is characterized in that, the the described the 4th and the 5th common-mode voltage sensing device (M4, M5) consist of by two p pipes, controlled by the common-mode voltage of differential input signal, flow through the 4th and the 5th common-mode voltage sensing device (M4, M5) electric current reduces along with the rising of common-mode voltage, until being elevated to, common-mode voltage makes the 4th and the 5th common-mode voltage sensing device (M4, M5) two p pipes cut-off, electric current can't flow into the 6th and the 7th current regulator (M6 by controller, M7).
5. the Low Voltage Differential Signal receiving circuit with the automatic control of electric current according to claim 2, is characterized in that, the 3rd current mirror (M3) that described p pipe consists of is for the electric current of mirror current source generation; When the difference common mode input is low, in the 7th current regulator (M7) of the basic all inflow current adjusters of the electric current of the 3rd current mirror (M3), thereby make the electric current that flows into the 8th n pipe (M8) very little, and then cause the tail current of n pipe differential pair very little, at this moment p pipe input difference is to playing a major role; When the difference common mode input was higher, the electric current of the 3rd current mirror (M3) mirror current source substantially all flowed into the 8th n pipe (M8), thereby for n manages input difference to larger tail current is provided, this moment, n pipe input difference was to playing a major role.
6. according to claim 1 with the automatic Low Voltage Differential Signal receiving circuit of controlling of electric current, it is characterized in that, described rail-to-rail comparator (20) is by the 9th right tail current pipe (M9) of p pipe input difference, the the 11 and the 12 p pipe input difference is to (M11, M12) and the 15 to the 20 load current mirror (M15, M16, M17, M18, M19, M20), the 14 right tail current pipe (M14) of n pipe input difference, the the tenth and the 13 n pipe differential pair (M10, M13) and the 21 to the 26 load current mirror (M21, M22, M23, M24, M25, M26) consist of.
7. according to claim 6 with the automatic Low Voltage Differential Signal receiving circuit of controlling of electric current, it is characterized in that, the 9th right tail current pipe (M9) of described p pipe input difference, thus the electric current of mirror image external current source is managed input difference to tail current is provided for p.
8. according to claim 6 with the automatic Low Voltage Differential Signal receiving circuit of controlling of electric current, it is characterized in that, the the described the 11 and the 12 p pipe input difference plays a major role when the common-mode voltage of input differential signal hangs down to (M11, M12), the 15 to the 20 load current mirror (M15, M16, M17, M18, M19, M20) is started working, and load current mirror two-way electric current is exported to the next stage circuit after comparing through mirror image; And the tenth and the 13 n pipe differential pair (M10 when common-mode voltage is low, M13) substantially do not work, do not need tail pipe that large electric current is provided, current diverter (10) is restricted to a very little value with the tail current that it is right that n manages input difference when common-mode voltage is low just because of this, has avoided the waste of electric current.
9. according to claim 6 with the automatic Low Voltage Differential Signal receiving circuit of controlling of electric current, it is characterized in that, the the described the tenth and the 13 n pipe differential pair (M10, M13) work plays a major role when the common-mode voltage of input differential signal is higher, the 8th n pipe (M8) that passes through of the current diverter (10) that this moment, common-mode voltage was controlled provides bias voltage for the right tail pipe of n pipe input difference, thereby provide stable tail current to guarantee that n pipe input difference is to normal operation, the 21 to the 26 load current mirror (M21, M22, M23, M24, M25, M26) start working, the two-way electric current is exported to the next stage circuit through after comparing after mirror image.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2013101141093A CN103166626A (en) | 2013-04-03 | 2013-04-03 | Low voltage differential signal receiving circuit provided with current automatic control |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2013101141093A CN103166626A (en) | 2013-04-03 | 2013-04-03 | Low voltage differential signal receiving circuit provided with current automatic control |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN103166626A true CN103166626A (en) | 2013-06-19 |
Family
ID=48589401
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN2013101141093A Pending CN103166626A (en) | 2013-04-03 | 2013-04-03 | Low voltage differential signal receiving circuit provided with current automatic control |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN103166626A (en) |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN105281720A (en) * | 2014-07-17 | 2016-01-27 | 瑞昱半导体股份有限公司 | Rail-to-rail comparator circuit and method thereof |
| CN105991123A (en) * | 2015-06-17 | 2016-10-05 | 龙迅半导体（合肥）股份有限公司 | Output signal swing calibration circuit |
| CN117997295A (en) * | 2024-03-29 | 2024-05-07 | 瓴科微(上海)集成电路有限责任公司 | LVDS receiving circuit |
Citations (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5889419A (en) * | 1996-11-01 | 1999-03-30 | Lucent Technologies Inc. | Differential comparison circuit having improved common mode range |
| WO2002103909A1 (en) * | 2001-06-14 | 2002-12-27 | Nurlogic Design, Inc. | Gain compensation and bias current control in an lvds circuit |
| US6806744B1 (en) * | 2003-10-03 | 2004-10-19 | National Semiconductor Corporation | High speed low voltage differential to rail-to-rail single ended converter |
| CN1708897A (en) * | 2002-10-31 | 2005-12-14 | 哉英电子股份有限公司 | Differential circuit and receiver with same |
| US20060119429A1 (en) * | 2004-12-02 | 2006-06-08 | Ftd Solutions Pte., Ltd. | High frequency receiver preamplifier with CMOS rail-to-rail capability |
| CN102598510A (en) * | 2009-11-05 | 2012-07-18 | 德克萨斯仪器股份有限公司 | High performace lvds driver for scalable supply |
| CN102629856A (en) * | 2012-04-24 | 2012-08-08 | 成都启臣微电子有限公司 | Low-voltage differential signal receiver |
-
2013
- 2013-04-03 CN CN2013101141093A patent/CN103166626A/en active Pending
Patent Citations (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5889419A (en) * | 1996-11-01 | 1999-03-30 | Lucent Technologies Inc. | Differential comparison circuit having improved common mode range |
| WO2002103909A1 (en) * | 2001-06-14 | 2002-12-27 | Nurlogic Design, Inc. | Gain compensation and bias current control in an lvds circuit |
| CN1708897A (en) * | 2002-10-31 | 2005-12-14 | 哉英电子股份有限公司 | Differential circuit and receiver with same |
| US6806744B1 (en) * | 2003-10-03 | 2004-10-19 | National Semiconductor Corporation | High speed low voltage differential to rail-to-rail single ended converter |
| US20060119429A1 (en) * | 2004-12-02 | 2006-06-08 | Ftd Solutions Pte., Ltd. | High frequency receiver preamplifier with CMOS rail-to-rail capability |
| CN102598510A (en) * | 2009-11-05 | 2012-07-18 | 德克萨斯仪器股份有限公司 | High performace lvds driver for scalable supply |
| CN102629856A (en) * | 2012-04-24 | 2012-08-08 | 成都启臣微电子有限公司 | Low-voltage differential signal receiver |
Non-Patent Citations (2)
| Title |
|---|
| CHUNG-CHIH HUNG: "Low-voltage rail-to-rail CMOS differential difference amplifier", 《1997 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUIT AND SYSTEM》 * |
| 卞振鹏: "1Gbps低功耗轨到轨mini-LVDS接收器", 《桂林电子科技大学学报》 * |
Cited By (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN105281720A (en) * | 2014-07-17 | 2016-01-27 | 瑞昱半导体股份有限公司 | Rail-to-rail comparator circuit and method thereof |
| CN105281720B (en) * | 2014-07-17 | 2017-10-17 | 瑞昱半导体股份有限公司 | Track to track comparison circuit and its method |
| CN105991123A (en) * | 2015-06-17 | 2016-10-05 | 龙迅半导体（合肥）股份有限公司 | Output signal swing calibration circuit |
| CN105991123B (en) * | 2015-06-17 | 2019-02-12 | 龙迅半导体（合肥）股份有限公司 | A kind of output signal amplitude of oscillation calibration circuit |
| CN117997295A (en) * | 2024-03-29 | 2024-05-07 | 瓴科微(上海)集成电路有限责任公司 | LVDS receiving circuit |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN101471632B (en) | Self-bias low-voltage operation transconductance amplifier circuit with controllable loop gain | |
| CN105549673B (en) | Dual-mode switching type LDO circuit | |
| CN100488053C (en) | Low-voltage differential signal driver circuit | |
| CN104467716B (en) | A kind of design of the rail-to-rail amplifier of fully differential of output common mode voltage constant | |
| CN103166626A (en) | Low voltage differential signal receiving circuit provided with current automatic control | |
| CN202143036U (en) | Rail-to-tail input state of constant transconductance and constant common-mode output current | |
| CN104270150A (en) | High-speed low-power-consumption reference voltage output buffer applied to assembly line analog-digital converter | |
| CN105867518B (en) | A kind of effective current mirror for suppressing supply voltage influence | |
| CN101789691A (en) | Voltage conversion circuit | |
| CN102025352A (en) | Hysteresis voltage comparator | |
| CN110932714A (en) | SUBLVDS-based transmission interface circuit | |
| CN116488596A (en) | LVDS receiving circuit with wide input common mode range and chip | |
| CN105261327A (en) | Digital adjustable constant-current driving circuit | |
| CN206272588U (en) | Current comparator with lag function | |
| CN106849938A (en) | A kind of input buffer circuit | |
| CN109546975A (en) | Operation transconductance amplifier | |
| CN100576745C (en) | A kind of TTL and CMOS compatible input buffer | |
| CN102684622B (en) | Variable gain amplifier | |
| CN103166628B (en) | A kind of circuit structure reducing the input load of lvds driver output driver module | |
| CN103199850A (en) | Output stage driving circuit of low-voltage differential signal transmitter | |
| CN204835916U (en) | Voltage converting circuit | |
| CN105207660A (en) | Differential-mode feedback circuit | |
| CN205450864U (en) | Be applied to wireless charging control chip's adjustable accurate excess temperature protection circuit | |
| CN101515800A (en) | Low-jitter conversion circuit from CMOS to CML | |
| CN201828845U (en) | Gradient voltage generator for continuous variable gain amplifier |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C02 | Deemed withdrawal of patent application after publication (patent law 2001) | ||
| WD01 | Invention patent application deemed withdrawn after publication |
Application publication date: 20130619 |