CN103109261B - 用于通用逻辑操作的方法和设备 - Google Patents

用于通用逻辑操作的方法和设备 Download PDF

Info

Publication number
CN103109261B
CN103109261B CN201180046100.2A CN201180046100A CN103109261B CN 103109261 B CN103109261 B CN 103109261B CN 201180046100 A CN201180046100 A CN 201180046100A CN 103109261 B CN103109261 B CN 103109261B
Authority
CN
China
Prior art keywords
source
value
read
immediate value
operand
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201180046100.2A
Other languages
English (en)
Chinese (zh)
Other versions
CN103109261A (zh
Inventor
A.T.富尔塞思
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Intel Corp
Original Assignee
Intel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intel Corp filed Critical Intel Corp
Publication of CN103109261A publication Critical patent/CN103109261A/zh
Application granted granted Critical
Publication of CN103109261B publication Critical patent/CN103109261B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30145—Instruction analysis, e.g. decoding, instruction word fields
    • G06F9/3016—Decoding the operand specifier, e.g. specifier format
    • G06F9/30167—Decoding the operand specifier, e.g. specifier format of immediate specifier, e.g. constants
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
    • G06F9/30029—Logical and Boolean instructions, e.g. XOR, NOT
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
    • G06F9/30036—Instructions to perform operations on packed data, e.g. vector, tile or matrix operations
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
    • G06F9/30036—Instructions to perform operations on packed data, e.g. vector, tile or matrix operations
    • G06F9/30038—Instructions to perform operations on packed data, e.g. vector, tile or matrix operations using a mask
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/34—Addressing or accessing the instruction operand or the result ; Formation of operand address; Addressing modes

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Executing Machine-Instructions (AREA)
  • Advance Control (AREA)
CN201180046100.2A 2010-09-24 2011-09-23 用于通用逻辑操作的方法和设备 Active CN103109261B (zh)

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
US12/890,571 2010-09-24
US12/890571 2010-09-24
US12/890,571 US8539206B2 (en) 2010-09-24 2010-09-24 Method and apparatus for universal logical operations utilizing value indexing
PCT/US2011/052913 WO2012040552A2 (en) 2010-09-24 2011-09-23 Method and apparatus for universal logical operations

Publications (2)

Publication Number Publication Date
CN103109261A CN103109261A (zh) 2013-05-15
CN103109261B true CN103109261B (zh) 2016-03-09

Family

ID=45871870

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201180046100.2A Active CN103109261B (zh) 2010-09-24 2011-09-23 用于通用逻辑操作的方法和设备

Country Status (9)

Country Link
US (1) US8539206B2 (OSRAM)
JP (1) JP5607832B2 (OSRAM)
KR (1) KR101524450B1 (OSRAM)
CN (1) CN103109261B (OSRAM)
BR (1) BR112013006661A2 (OSRAM)
DE (1) DE112011103197T5 (OSRAM)
GB (1) GB2499532B (OSRAM)
TW (2) TWI435266B (OSRAM)
WO (1) WO2012040552A2 (OSRAM)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20120124341A1 (en) * 2010-11-17 2012-05-17 Goodrich Allen B Methods and Apparatus for Performing Multiple Operand Logical Operations in a Single Instruction
US9128698B2 (en) * 2012-09-28 2015-09-08 Intel Corporation Systems, apparatuses, and methods for performing rotate and XOR in response to a single instruction
US20140095845A1 (en) * 2012-09-28 2014-04-03 Vinodh Gopal Apparatus and method for efficiently executing boolean functions
US9471310B2 (en) * 2012-11-26 2016-10-18 Nvidia Corporation Method, computer program product, and system for a multi-input bitwise logical operation
GB2523823B (en) * 2014-03-07 2021-06-16 Advanced Risc Mach Ltd Data processing apparatus and method for processing vector operands
US20160179521A1 (en) * 2014-12-23 2016-06-23 Intel Corporation Method and apparatus for expanding a mask to a vector of mask values
US20160283242A1 (en) * 2014-12-23 2016-09-29 Intel Corporation Apparatus and method for vector horizontal logical instruction
US10296489B2 (en) * 2014-12-27 2019-05-21 Intel Corporation Method and apparatus for performing a vector bit shuffle
US10296334B2 (en) * 2014-12-27 2019-05-21 Intel Corporation Method and apparatus for performing a vector bit gather
WO2019204678A1 (en) 2018-04-20 2019-10-24 Google Llc Performing unitary iteration and indexed operations

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5500947A (en) * 1988-06-27 1996-03-19 Digital Equipment Corporation Operand specifier processing by grouping similar specifier types together and providing a general routine for each
CN101178644A (zh) * 2006-11-10 2008-05-14 上海海尔集成电路有限公司 一种基于复杂指令集计算机结构的微处理器架构

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4237532A (en) * 1977-09-02 1980-12-02 Sperry Corporation Table driven decision and control logic for digital computers
US5493687A (en) * 1991-07-08 1996-02-20 Seiko Epson Corporation RISC microprocessor architecture implementing multiple typed register sets
US5881307A (en) 1997-02-24 1999-03-09 Samsung Electronics Co., Ltd. Deferred store data read with simple anti-dependency pipeline inter-lock control in superscalar processor
JPH1185507A (ja) * 1997-09-05 1999-03-30 Mitsubishi Electric Corp 中央処理装置およびマイクロコンピュータシステム
TW498275B (en) * 1999-05-24 2002-08-11 Toshiba Corp Processor unit
US6792589B2 (en) * 2001-06-15 2004-09-14 Science & Technology Corporation @ Unm Digital design using selection operations
US6721866B2 (en) 2001-12-21 2004-04-13 Intel Corporation Unaligned memory operands
US7014122B2 (en) * 2003-12-24 2006-03-21 International Business Machines Corporation Method and apparatus for performing bit-aligned permute
US7464255B1 (en) 2005-07-28 2008-12-09 Advanced Micro Devices, Inc. Using a shuffle unit to implement shift operations in a processor
WO2008002177A1 (en) * 2006-06-30 2008-01-03 Intel Corporation Generating optimal instruction sequences for bitwise logical expressions
US20080021942A1 (en) * 2006-07-20 2008-01-24 On Demand Microelectronics Arrangements for evaluating boolean functions
US20080100628A1 (en) * 2006-10-31 2008-05-01 International Business Machines Corporation Single Precision Vector Permute Immediate with "Word" Vector Write Mask
US7941641B1 (en) 2007-10-01 2011-05-10 Yong-Kyu Jung Retargetable instruction decoder for a computer processor

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5500947A (en) * 1988-06-27 1996-03-19 Digital Equipment Corporation Operand specifier processing by grouping similar specifier types together and providing a general routine for each
CN101178644A (zh) * 2006-11-10 2008-05-14 上海海尔集成电路有限公司 一种基于复杂指令集计算机结构的微处理器架构

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
AltiVec Extension to PowerPC Accelerates Media Processing;Keith Diefendorff等;《IEEE Micro》;20000430;第85-96页 *

Also Published As

Publication number Publication date
JP5607832B2 (ja) 2014-10-15
WO2012040552A3 (en) 2012-05-18
BR112013006661A2 (pt) 2016-06-07
GB2499532A (en) 2013-08-21
KR101524450B1 (ko) 2015-06-02
WO2012040552A2 (en) 2012-03-29
TWI512618B (zh) 2015-12-11
TWI435266B (zh) 2014-04-21
KR20130064797A (ko) 2013-06-18
JP2013543175A (ja) 2013-11-28
US8539206B2 (en) 2013-09-17
TW201232392A (en) 2012-08-01
US20120079244A1 (en) 2012-03-29
TW201432564A (zh) 2014-08-16
GB2499532B (en) 2020-04-01
GB201306690D0 (en) 2013-05-29
CN103109261A (zh) 2013-05-15
DE112011103197T5 (de) 2013-07-04

Similar Documents

Publication Publication Date Title
CN103109261B (zh) 用于通用逻辑操作的方法和设备
US10209989B2 (en) Accelerated interlane vector reduction instructions
US9235414B2 (en) SIMD integer multiply-accumulate instruction for multi-precision arithmetic
CN104115113B (zh) 用于循环剩余掩码指令的系统、装置和方法
CN107918546B (zh) 利用经掩码的全寄存器访问实现部分寄存器访问的处理器、方法和系统
CN103946795B (zh) 用于生成循环对齐计数或循环对齐掩码的系统、装置和方法
KR20150091462A (ko) 충돌 검출을 수행하고, 레지스터의 콘텐츠를 다른 레지스터의 데이터 구성요소 위치들로 브로드캐스트하기 위한 시스템들, 장치들 및 방법들
CN109582278B (zh) 用于有符号字的双复数与复共轭乘法的系统、装置和方法
CN108563465A (zh) 用于响应于单个指令来执行循环和异或的系统、装置和方法
WO2013095529A1 (en) Addition instructions with independent carry chains
US10187208B2 (en) RSA algorithm acceleration processors, methods, systems, and instructions
US11656870B2 (en) Systems, apparatuses, and methods for dual complex multiply add of signed words
CN116339826A (zh) 用于四字特定部分的向量紧缩串接和移位的装置和方法
US10545757B2 (en) Instruction for determining equality of all packed data elements in a source operand
US20140189322A1 (en) Systems, Apparatuses, and Methods for Masking Usage Counting
US9207942B2 (en) Systems, apparatuses,and methods for zeroing of bits in a data element

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant