CN103107720A - Three-inductance and double-Buck inverter - Google Patents

Three-inductance and double-Buck inverter Download PDF

Info

Publication number
CN103107720A
CN103107720A CN2012103377509A CN201210337750A CN103107720A CN 103107720 A CN103107720 A CN 103107720A CN 2012103377509 A CN2012103377509 A CN 2012103377509A CN 201210337750 A CN201210337750 A CN 201210337750A CN 103107720 A CN103107720 A CN 103107720A
Authority
CN
China
Prior art keywords
inductance
inverter
dual buck
inverters
switching tube
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN2012103377509A
Other languages
Chinese (zh)
Other versions
CN103107720B (en
Inventor
张方华
王旭东
肖旭
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nanjing University of Aeronautics and Astronautics
Original Assignee
Nanjing University of Aeronautics and Astronautics
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nanjing University of Aeronautics and Astronautics filed Critical Nanjing University of Aeronautics and Astronautics
Priority to CN201210337750.9A priority Critical patent/CN103107720B/en
Publication of CN103107720A publication Critical patent/CN103107720A/en
Application granted granted Critical
Publication of CN103107720B publication Critical patent/CN103107720B/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Inverter Devices (AREA)

Abstract

A three-inductance and double-Buck inverter comprises two switching tubes, two diodes, two direct current filter inductances, an alternating current filter inductance, two input capacitors and an output filter capacitor. A first bridge arm is formed by sequential connecting of a switching tube S1 and a diode D1 in series, and a second bridge arm is formed by sequential connecting of a diode D2 and a switching tube S2 in series. A direct current filter inductance Ldc1 and a direct current filter inductance Ldc2 are connected between midpoints of the two bridge arms in a bridge joint mode. A common terminal of the Ldc1 and the Ldc2 is connected with an alternating current filter inductance Lac, and the other end of the Lac is connected with a filter capacitor Cf and a load R. The inverter has the advantages that an output filter inductance value of a traditional double-Buck inverter is greatly reduced, the size and the weight of the whole inverter are greatly reduced, and high power density and high reliability integration of the inverter are benefited. The three-inductance and double-Buck inverter is suitable for a combined type three-phase inverter, a cascading multi-level inverter and the corresponding control methods of the three-inductance and double-Buck inverter, wherein the three-phase inverter and the cascading multi-level inverter are formed by the three-inductance and double-Buck inverter. An inverter circuit and a control method have a very good application prospect in occasions such as uninterrupted power supply (UPS), an aircraft electric power source, wind energy and solar power generation.

Description

A kind of three inductance dual Buck inverters
Technical field
The present invention has announced a kind of three inductance dual Buck inverters, belongs to converters.
Background technology
Along with increasingly sharpening of energy crisis, the new forms of energy such as solar energy, wind energy, fuel cell receive increasing concern.How to be that available alterating and direct current is the focus of current research with these energy transformations; Distributed generation system is widely used in such occasion, and distributed system need to adopt the two-stage type structure of DC/DC+DC/AC: prime DC/DC to complete inverter input and output voltage coupling and electrical isolation usually; Rear class DC/AC completes the orthogonal conversion and powers to terminate load.And inverter is directly determining the output quality of power supply as the important component part of system; High reliability, high power density and high efficiency are to weigh the important indicator of inverter performance.The tradition dual Buck inverter due to have without bridge arm direct pass, reliability is high, the output waveform quality is good, the efficient advantages of higher is widely used in the high reliability occasion; But due to two of needs output inductor and each inductance half period of only working independently, the magnetic element utilance is low, and system bulk weight is large, has affected the application of dual Buck inverter.
At present, have following several for the low main solution of shortcoming of dual Buck inverter magnetic element utilance:
(1) share magnetic core direct-coupling scheme.This method is by directly two inductor windings being coupled on a magnetic core.Connect difference according to Same Name of Ends, be divided into again two kinds of coupled modes.The advantage of this scheme is that inductance coupling high is fairly simple; But because there is coupled relation in two inductance, can produce a voltage corresponding according to turn ratio relation when applying voltage on winding therein on another winding.Guarantee because the inductance of actual coiling is impossible can produce uncertain circulation at circuit by two inductance value full symmetrics that winding is corresponding.And loop middle impedance corresponding to circulation is very little, and very little voltage difference can produce very large loop current.The existence of circulation will have a strong impact on reliability and the overall efficiency of circuit working.
(2) bimag four winding schemes.On two magnetic cores, the sense value of each inductance is half of former inductance with each inductor winding average mark, and one of them inductor winding Same Name of Ends is connected, and another inductance different name end is connected.Suppose whenever parameter all equates (ideal situation) to two magnetic cores, under the condition of equal turn numbers, it is full decoupled that two inductance can be realized, namely applies voltage on an inductance, and the magnitude of voltage of responding on another inductance is zero.But, in fact the operating state of two magnetic cores can not guarantee identical, just can not be fully equal as two own parameters of magnetic core (magnetic permeability etc.), cause the two halves winding voltage of an inductance different, induction has voltage on one road inductance of inoperative, causes existing the possibility of circulation.And the magnetic core parameters such as magnetic permeability are larger along with environmental influences such as temperature, therefore be difficult to guarantee that inoperative inductance induced voltage is zero.Therefore also there is the described circulation of scheme (1).
(3) share the full decoupled magnetic Integrated Solution of magnetic core.This scheme is for EE type magnetic core, and on center pillar, 2 of inductance L are divided into two parts the inductance L 1 of traditional dual Buck inverter, respectively on two lateral columns of magnetic core.When applying voltage power supply on inductance therein, the another one inductance is offset and can not produced induced voltage due to magnetic flux, therefore neither can influence each other, and be full decoupled.But in fact this scheme does not reduce the required inductance value of dual Buck inverter, will increase the volume and weight that reduces inductance that therefore can not be real although improved the model of the required magnetic core of the utilization rate of magnetic core.
Summary of the invention
The object of the invention is to, for the large shortcoming of traditional double Buck inverter filtering inductance volume weight, a kind of three inductance dual Buck inverters have been proposed, on the basis that does not reduce inverter efficiency, effectively reduced the inductance value of dual Buck inverter, improve the magnetic element utilance, realized high power density.
Realize three inductance dual Buck inverters of above-mentioned purpose by two switching tubes, two diodes, two DC filtering inductance, an ac filter inductance, two input capacitances, an output filter capacitor forms.This converter is by switching tube S 1, diode D 1Be followed in series to form the first brachium pontis, by diode D 2, switching tube S 2Be followed in series to form the second brachium pontis; The DC filtering inductance L dc1, L dc2Be connected across between two brachium pontis mid points L dc1, L dc2Public termination ac filter inductance L ac, L acAnother termination filter capacitor C fAnd load R.It is characterized in that:
Two separate inductors of traditional dual Buck inverter are transformed to two DC filtering inductance L dc1, L dc2Ac filter inductance L of profit acSubstitute.Improve the utilance of dual Buck inverter inductance, reduced total inductance value.
The three inductance dual Buck inverters that the present invention proposes have the following advantages:
1) kept the advantage of traditional dual Buck inverter;
2) inductance value of three inductance dual Buck inverters is little, has improved the magnetic element utilance, has alleviated the volume weight of system, has reduced the cost of system;
Description of drawings
Fig. 1 is that three inductance dual Buck inverters of the present invention are implemented schematic diagram.
Fig. 2 is the enforcement schematic diagram of traditional dual Buck inverter.
Fig. 3 is three inductance dual Buck inverter operation mode schematic diagrames of the present invention.
Fig. 4 is followed successively by the output voltage V of three inductance dual Buck inverters concrete enforcement under upper out, the DC filtering inductance L dc1, L dc2Current i L1, i L2And ac filter inductance L acCurrent i L
Fig. 5 is followed successively by three inductance dual Buck inverter switching tube S concrete enforcement under upper 1, S 2Duty ratio d 1, d 2, switching tube S 2Both end voltage V _ ds2And diode D 2Both end voltage V _ d2
Be followed successively by three inductance dual Buck inverter switching tube S in concrete enforcement under on Fig. 6 1, S 2Duty ratio d 1, d 2, flow through diode D 2Current i d2 and switching tube S 2The current i d4 of body diode.
Fig. 7 is the first brachium pontis switching tube S of three inductance dual Buck inverters of the present invention 1By switching tube S 1The unit that is composed in series with diode substitutes, the second brachium pontis switching tube S 2By switching tube S 2The enforcement schematic diagram that the unit that is composed in series with diode substitutes.
Fig. 8 be three inductance dual Buck inverters of the present invention when power output is the 1kVA applications, the DC filtering inductance L dc1, L dc2With the ac filter inductance L acPictorial diagram.
Fig. 9 be of the present invention three tunnel three inductance dual Buck inverters respectively as A, B and C three-phase, the three-phase inverter that is combined into is implemented schematic diagram.
Figure 10 is that the cascaded multilevel inverter that three inductance dual Buck inverters of the present invention consist of is implemented schematic diagram.
Figure 11 is the SPWM control block diagram of the inverter that forms of three inductance dual Buck inverters of the present invention and conversion.
Figure 12 is the stagnant ring control block diagram of the inverter that forms of three inductance dual Buck inverters of the present invention and conversion.
Figure 13 is the control block diagram of the cascaded multilevel inverter of three inductance dual Buck inverters formations of the present invention.
Embodiment
Below in conjunction with embodiment and contrast accompanying drawing, the present invention will be further described.
Fig. 1 is three inductance dual Buck inverter circuit.
As inverter inductor L dc1Electric current is timing, and inverter is divided into following four operation modes, and wherein the inductive current direction is as shown in Figure 1:
Mode 1: switching tube S 1During conducting, due to switching tube S 2With diode D 2Parasitic capacitance C s2, C d2Existence, C s2Through input power U in, the DC filtering inductance L dc1, L dc2And C d2Charge in the loop, C d2Through the DC filtering inductance L dc1, L dc2And C s2Discharge in the loop, i Ldc1, i Ldc2Electric current forward resonance rises, C s2Both end voltage rises, C d2Both end voltage descends.Until C d2When both end voltage drops to zero, this operation mode finishes, due to the ac filter inductance L acBe worth greatlyr, electric current is linear to rise.
Mode 2: work as C d2After both end voltage drops to zero, D 2The nature conducting; At this moment, S 1Still conducting, S 2And D 1All turn-off i Ldc1, i Lac, forward is linear increases, i Ldc2The forward linearity reduces.
Mode 3:D 1During conducting, S 1, S 2And D 2All turn-off, due to switching tube S 2With diode D 2Parasitic capacitance C s2, C d2Existence, C d2Through input power U m, the DC filtering inductance L dc1, L dc2And D 1Charge in the loop that forms, C s2Through the DC filtering inductance L dc1, L dc2And D 1Discharge in the loop, i Ldc1Current resonance descends, i Ldc2The reverse resonance of electric current descends, C d2Both end voltage rises, C s2Both end voltage descends.Until C s2When both end voltage drops to zero, this operation mode finishes.
Mode 4: work as C s2After both end voltage drops to zero, S 2Body diode D s2The nature conducting; At this moment, D 1Still conducting, S 2And S 1All turn-off C 2Charging, i Ldc1, i LacThe forward linearity reduces, i Ldc2Reverse linear reduces.
As inverter inductor L dc2When electric current was negative, operation mode also is divided into four mode, and was identical during with positive half period.
In order to illustrate that three inductance dual Buck inverters can reduce magnetic core size, existing brief analysis is as follows:
If the required sense value of each inductance of traditional dual Buck inverter is L, the maximum current amplitude that flows through is I p, effective value is I o, obtaining current density is j max, maximum functional magnetic is close is B max, the inductance number of turn is N, the window coefficient is K u, the required magnetic core size of each inductance of traditional dual Buck inverter is:
S = L · I p N · B max Q = N · I o j max · K u SQ = S × Q = L · I p · I o j max · K u · B max
Due to two identical separate inductors of needs, required total magnetic core size is:
SQ = 2 · L · I p · I j max · K u · B max
If the DC filtering inductance value of three inductance dual Buck inverters is L dc1=L dc2=L dc, the ac filter inductance value is L ac, the maximum current amplitude that flows through the DC filtering inductance is I p, effective value is I o, the inductance number of turn is N dcThe maximum current amplitude that flows through the ac filter inductance is I p, effective value is
Figure BSA00000777640800035
Obtaining current density is j max, maximum functional magnetic is close is B max, the inductance number of turn is N ac, the three required magnetic core sizes of each DC filtering inductance of inductance dual Buck inverter are:
S dc = L dc · I p N dc · B max Q dc = N dc · I o j max · K u SQ = S dc × Q dc = L dc · I p · I o j max · K u · B max
Due to two identical DC filtering inductance of needs, required total magnetic core size is:
SQ = 2 · L dc · I p · I o j max · K u · B max
The three required magnetic core sizes of inductance dual Buck inverter ac filter inductance are:
S ac = L ac · I p N ac · B max Q ac = N ac · 2 I o j max · K u SQ = S ac × Q ac = L ac · I p · 2 I o j max · K u · B max
The required total magnetic core size of three inductance dual Buck inverters is:
SQ = 2 · L dc · I p · I o j max · K u · B max + L ac · I p · 2 I o j max · K u · B max = I p · I o · ( 2 · L dc + 2 L ac ) j max · K u · B max
Because inductance value satisfies L dc1+ L acThe condition of≤L, in two kinds of situations, total inductance value satisfies all the time
Figure BSA000007776408000314
Relation; So permanent SQ value less than traditional dual Buck inverter of the SQ value of three inductance dual Buck inverters.Therefore adopt three inductance dual Buck inverters can improve the magnetic core utilance, realize high power density.
The execution mode of three inductance dual Buck inverters of the present invention can also have:
1. three inductance dual Buck inverters of the present invention, the switching tube S of the first brachium pontis 1Can be by switching tube S 1The unit that is composed in series with diode substitutes, the switching tube S of the second brachium pontis 2Can be by switching tube S 2The unit that is composed in series with diode substitutes.
2. the DC filtering inductance L in three inductance dual Buck inverters of the present invention dc1, L dc2Can adopt coupling inductance to realize.
3. three inductance dual Buck inverters of the present invention are combined into three-phase inverter, adopt three tunnel three inductance dual Buck inverters respectively as A, B and C three-phase; Three-phase general DC busbar voltage U In, and three-phase common DC input side two capacitor C 1, C 2Common point form mid point.
4. the cascaded multilevel inverter that consists of of three inductance dual Buck inverters of the present invention, the output head and the tail of N road three inductance dual Buck inverters are connected in turn to be consisted of, and N is the natural number more than or equal to 2.
The various forms of inverters that form for three above-mentioned inductance dual Buck inverters and combined transformation thereof provide corresponding control method, and the specific works principle that the control principle block diagram of contrast accompanying drawing provides is as follows:
The specific works principle that the control principle block diagram of accompanying drawing provides is as follows:
1. the SPWM control method of 1,2,3 and 4 inverters in three inductance dual Buck inverters and execution mode, its operation principle is: the error signal that inverter output voltage and voltage reference relatively produce is as given value of current, sampling ac filter inductance L acElectric current and current reference relatively obtain current error signal, current error signal and triangular carrier access respectively in-phase end and the end of oppisite phase of comparator 2; The output of Voltage loop connects the end of oppisite phase of comparator 1, the in-phase end ground connection of comparator 1.The output of the output of comparator 1 and comparator 2 obtains switching tube electricity S through one with door 2PWM drive.The output of the output of comparator 1 and comparator 2 negate respectively obtains switching tube electricity S by one with door 1PWM drive.
2. the hysteresis control method thereof of 1,2,3 and 4 inverters in three inductance dual Buck inverters and execution mode, its operation principle is: the error signal that inverter output voltage and voltage reference relatively produce is as given value of current; Sampling ac filter inductance L acThe end of oppisite phase of the positive half period input hysteresis comparator 1 of electric current, the in-phase end of given value of current input hysteresis comparator 1 obtains switching tube electricity S 1PWM drive; Sampling ac filter inductive current L acThe in-phase end of negative half-cycle input hysteresis comparator 2, the end of oppisite phase of given value of current input hysteresis comparator 2 obtains switching tube electricity S 2PWM drive.
3. the control method of the cascaded multilevel inverter that consists of of three inductance dual Buck inverters, its operation principle is: the error signal u that inverter output voltage and voltage reference obtain through voltage regulator eAs given value of current; Sampling ac filter inductance L acElectric current and given value of current obtain error signal i through current regulator ei eCompare with the triangular wave of N road phase shift phase angle 2 π/N respectively; The output of N road comparator is after logical circuit, and the PWM that obtains each switching tube drives.
It is pointed out that with respect to traditional dual Buck inverter, three inductance dual Buck inverters of the present invention come the filtering each harmonic to guarantee the output voltage waveforms quality of inverter by increasing an ac filter inductance; Only the filter inductance of half period work substitutes with the DC filtering inductance simultaneously, has fundamentally reduced the total filter inductance value of dual Buck inverter, has improved the utilance of magnetic element.In its control method, only need the ac filter inductance L of sampling acElectric current get final product, simplified control circuit.
Be more than the further description that the present invention is done, can not assert that the concrete enforcement of this aspect only limits to these explanations.Concerning the those of ordinary skill of technical field of the present invention, some conversion and the equivalence made without departing from the inventive concept of the premise, and performance is identical with purposes, all should be considered as belonging to protection scope of the present invention.

Claims (8)

1. inductance dual Buck inverter, it is characterized in that: this converter is by switching tube S 1, diode D 1Be followed in series to form the first brachium pontis, by diode D 2, switching tube S 2Be followed in series to form the second brachium pontis; The DC filtering inductance L dc1, L dc2Be connected across between two brachium pontis mid points L dc1, L dc2Public termination ac filter inductance L ac, L acAnother termination filter capacitor C fAnd load R.
2. three inductance dual Buck inverters claimed in claim 1 is characterized in that the switching tube S of the first brachium pontis in described circuit 1The unit that is composed in series by switching tube and diode substitutes, the switching tube S of the second brachium pontis 2The unit that is composed in series by switching tube and diode substitutes.
3. claim 1,2 described three inductance dual Buck inverters, is characterized in that DC filtering inductance L in described circuit dc1, L dc2The employing coupling inductance realizes.
4. the three-phase inverter of claim 1,2 and 3 described three inductance dual Buck inverters compositions, is characterized in that adopting three three inductance dual Buck inverters respectively as A, B and C three-phase; Three-phase general DC busbar voltage U m, and three-phase common DC input side capacitor C 1, C 2Common point form mid point, be combined into three-phase inverter.
5. the control method of claim 1,2,3 and 4 described inverters, it is characterized in that: the error signal that inverter output voltage and voltage reference relatively produce is as current reference; Sampling ac filter inductance L acElectric current and current reference relatively obtain current error signal, and current error signal and triangular carrier are handed over and intercepted pwm signal driving switch pipe.
6. the control method of claim 1,2,3 and 4 described inverters is characterized in that: the error signal that inverter output voltage and voltage reference relatively produce is as current reference, sampling ac filter inductance L acElectric current and current reference relatively obtain pwm signal driving switch pipe through hysteresis comparator.
7. the cascaded multilevel inverter that consists of of claim 1,2 and 3 described three inductance dual Buck inverters is characterized in that output head and the tail with N road three inductance dual Buck inverters are connected in turn to consist of, and N is the natural number more than or equal to 2.
8. the control method of cascaded multilevel inverter claimed in claim 7 is characterized in that: the error signal that inverter output voltage and voltage reference relatively produce is as current reference, sampling ac filter inductance L acElectric current and current reference relatively obtain current error signal; Current error signal and N road triangular carrier hand over the PWM that intercepts N road three inductance dual Buck inverters to drive signal, wherein N road triangular carrier mutual deviation 2 π/N degree successively.
CN201210337750.9A 2012-09-05 2012-09-05 A kind of three inductance dual Buck inverters Expired - Fee Related CN103107720B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201210337750.9A CN103107720B (en) 2012-09-05 2012-09-05 A kind of three inductance dual Buck inverters

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201210337750.9A CN103107720B (en) 2012-09-05 2012-09-05 A kind of three inductance dual Buck inverters

Publications (2)

Publication Number Publication Date
CN103107720A true CN103107720A (en) 2013-05-15
CN103107720B CN103107720B (en) 2016-04-20

Family

ID=48315340

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201210337750.9A Expired - Fee Related CN103107720B (en) 2012-09-05 2012-09-05 A kind of three inductance dual Buck inverters

Country Status (1)

Country Link
CN (1) CN103107720B (en)

Cited By (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103346690A (en) * 2013-07-05 2013-10-09 华为技术有限公司 Multi-level inverter and power supply system
CN104022663A (en) * 2014-06-12 2014-09-03 上海工程技术大学 Double-BUCK three-inductor contravariant frequency doubling circuit
CN104038093A (en) * 2014-06-24 2014-09-10 苏州弘鹏新能源有限公司 Anti-shoot-through three-level double-Buck inverter
US9318974B2 (en) 2014-03-26 2016-04-19 Solaredge Technologies Ltd. Multi-level inverter with flying capacitor topology
CN105978379A (en) * 2016-05-10 2016-09-28 福州大学 Mixed control algorithm of double-buck half-bridge inverter
CN106329973A (en) * 2016-10-31 2017-01-11 福州大学 Non-circulation and magnetic integration dual buck half bridge inverter and control method thereof
CN106549594A (en) * 2017-01-20 2017-03-29 福州大学 A kind of integrated three bridge arms dual Buck inverter of aspergillus ficuum magnetic and its control method
US9941813B2 (en) 2013-03-14 2018-04-10 Solaredge Technologies Ltd. High frequency multi-level inverter
CN107947616A (en) * 2017-12-07 2018-04-20 哈尔滨工业大学 Soft switch power amplifier
CN109245578A (en) * 2018-10-16 2019-01-18 西北工业大学 A kind of four winding High-gain single-stage formula Buck-Boost type inverter of single magnetic core
CN110429847A (en) * 2019-08-19 2019-11-08 西安爱科赛博电气股份有限公司 A kind of dual Buck inverter switching tube driving signal generation method and circuit

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5932995A (en) * 1998-03-03 1999-08-03 Magnetek, Inc. Dual buck converter with coupled inductors
CN101355322A (en) * 2008-09-05 2009-01-28 南京航空航天大学 Single-electrical-inductance double-step-down type half-bridge inverter working in half cycle and control method thereof
CN101662231A (en) * 2009-09-09 2010-03-03 华东交通大学 Realization method of zero-current switch of diode neutral point clamped inverting circuit
CN101950965A (en) * 2010-08-17 2011-01-19 南京航空航天大学 Single-phase and three-phase dual-buck type half-bridge parallel active power filter

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5932995A (en) * 1998-03-03 1999-08-03 Magnetek, Inc. Dual buck converter with coupled inductors
CN101355322A (en) * 2008-09-05 2009-01-28 南京航空航天大学 Single-electrical-inductance double-step-down type half-bridge inverter working in half cycle and control method thereof
CN101662231A (en) * 2009-09-09 2010-03-03 华东交通大学 Realization method of zero-current switch of diode neutral point clamped inverting circuit
CN101950965A (en) * 2010-08-17 2011-01-19 南京航空航天大学 Single-phase and three-phase dual-buck type half-bridge parallel active power filter

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
CHENGHUA ZHU等: "A Novel Split Phase Dual Buck Half Bridge Inverter", 《APPLIED POWER ELECTRONICS CONFERENCE AND EXPOSITION, 2005. APEC 2005. TWENTIETH ANNUAL IEEE 》, vol. 2, 31 December 2005 (2005-12-31), pages 845 - 849 *

Cited By (29)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9941813B2 (en) 2013-03-14 2018-04-10 Solaredge Technologies Ltd. High frequency multi-level inverter
US11742777B2 (en) 2013-03-14 2023-08-29 Solaredge Technologies Ltd. High frequency multi-level inverter
US11545912B2 (en) 2013-03-14 2023-01-03 Solaredge Technologies Ltd. High frequency multi-level inverter
CN103346690B (en) * 2013-07-05 2016-03-30 华为技术有限公司 A kind of multi-electrical level inverter and electric power system
CN103346690A (en) * 2013-07-05 2013-10-09 华为技术有限公司 Multi-level inverter and power supply system
US9385632B2 (en) 2013-07-05 2016-07-05 Huawei Technologies Co., Ltd. Multi-level inverter and power supply system
US10886831B2 (en) 2014-03-26 2021-01-05 Solaredge Technologies Ltd. Multi-level inverter
US10886832B2 (en) 2014-03-26 2021-01-05 Solaredge Technologies Ltd. Multi-level inverter
US11855552B2 (en) 2014-03-26 2023-12-26 Solaredge Technologies Ltd. Multi-level inverter
US11632058B2 (en) 2014-03-26 2023-04-18 Solaredge Technologies Ltd. Multi-level inverter
US11296590B2 (en) 2014-03-26 2022-04-05 Solaredge Technologies Ltd. Multi-level inverter
US9318974B2 (en) 2014-03-26 2016-04-19 Solaredge Technologies Ltd. Multi-level inverter with flying capacitor topology
US10153685B2 (en) 2014-03-26 2018-12-11 Solaredge Technologies Ltd. Power ripple compensation
US10700588B2 (en) 2014-03-26 2020-06-30 Solaredge Technologies Ltd. Multi-level inverter
US10404154B2 (en) 2014-03-26 2019-09-03 Solaredge Technologies Ltd Multi-level inverter with flying capacitor topology
US10680506B2 (en) 2014-03-26 2020-06-09 Solaredge Technologies Ltd. Multi-level inverter
US10680505B2 (en) 2014-03-26 2020-06-09 Solaredge Technologies Ltd. Multi-level inverter
CN104022663A (en) * 2014-06-12 2014-09-03 上海工程技术大学 Double-BUCK three-inductor contravariant frequency doubling circuit
CN104038093A (en) * 2014-06-24 2014-09-10 苏州弘鹏新能源有限公司 Anti-shoot-through three-level double-Buck inverter
CN105978379B (en) * 2016-05-10 2018-07-17 福州大学 A kind of hybrid algo-rithm of double buck half-bridge inverters
CN105978379A (en) * 2016-05-10 2016-09-28 福州大学 Mixed control algorithm of double-buck half-bridge inverter
CN106329973A (en) * 2016-10-31 2017-01-11 福州大学 Non-circulation and magnetic integration dual buck half bridge inverter and control method thereof
CN106549594A (en) * 2017-01-20 2017-03-29 福州大学 A kind of integrated three bridge arms dual Buck inverter of aspergillus ficuum magnetic and its control method
CN107947616B (en) * 2017-12-07 2019-12-31 哈尔滨工业大学 Soft switch power amplifier
CN107947616A (en) * 2017-12-07 2018-04-20 哈尔滨工业大学 Soft switch power amplifier
CN109245578B (en) * 2018-10-16 2020-05-22 西北工业大学 Single-magnetic-core four-winding high-gain single-stage Buck-Boost inverter
CN109245578A (en) * 2018-10-16 2019-01-18 西北工业大学 A kind of four winding High-gain single-stage formula Buck-Boost type inverter of single magnetic core
CN110429847A (en) * 2019-08-19 2019-11-08 西安爱科赛博电气股份有限公司 A kind of dual Buck inverter switching tube driving signal generation method and circuit
CN110429847B (en) * 2019-08-19 2021-05-04 西安爱科赛博电气股份有限公司 Method and circuit for generating driving signals of switching tubes of double Buck inverters

Also Published As

Publication number Publication date
CN103107720B (en) 2016-04-20

Similar Documents

Publication Publication Date Title
CN103107720B (en) A kind of three inductance dual Buck inverters
CN101902129B (en) Current-type multi-resonance direct current (DC) converter
CN106059306B (en) A kind of multiple-unit diode capacitance network high-gain full-bridge isolated DC converter
CN102570830B (en) Modular photovoltaic power electronic converter based on coupling inductance
CN105305855A (en) Three-phase isolating type bidirectional AC-DC converter and control method therefor
CN103457496A (en) Single-stage booster inverter
CN104092399A (en) Standard Z source three-level T-shaped inverter and SVPWM method thereof
CN102075107B (en) Main circuit of three-phase four-wire DC/AC convertor and control method thereof
US11165367B2 (en) Single-stage three-phase voltage source inverter with a cascaded magnetic integrated switching inductor-capacitor network
CN105896993A (en) High-gain isolation type direct-current converter for multi-unit diode capacitor network
CN106505872B (en) A kind of high-frequency chain inverter
CN104917412A (en) Single stage power factor correction phase-shift full bridge topology circuit
CN105978388A (en) Single-phase voltage boosting-reducing type photovoltaic inverter capable of inhibiting current leakage and control method thereof
CN106054261B (en) Time-domain high current aviation electromagnetic emitter
CN102624277A (en) Dead-zone-free three-phase AC/DC converter with high-frequency rectifier bridge
CN102946209A (en) Single-stage three-phase large step-up ratio series voltage type quasi-impedance source inverter
CN105281361A (en) Five-level double-step down grid-connected inverter
CN201259535Y (en) A DC electric power used for large current transducer check
CN102916604B (en) One-phase inverter modulation method
CN102832838A (en) Isolated single-level double-Sepic inverter based on magnetic integration
Barbosa et al. A single-stage bidirectional AC–DC converter feasible for onboard battery chargers
CN203562976U (en) Vehicle-mounted power supply circuit
CN106452141B (en) A kind of three-phase dual input inverter of no bridge arm direct pass risk
CN103051241A (en) Self-circulation three-phase dual-voltage-reduction AC/DC (Alternating Current/Direct Current) converter
CN102969925B (en) Without auxiliary voltage zero voltage switch energy storage semi-bridge type inverter and modulator approach

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20160420

Termination date: 20210905