CN103036219B - Low-voltage micro-grid comprehensive protection method - Google Patents
Low-voltage micro-grid comprehensive protection method Download PDFInfo
- Publication number
- CN103036219B CN103036219B CN201210526877.5A CN201210526877A CN103036219B CN 103036219 B CN103036219 B CN 103036219B CN 201210526877 A CN201210526877 A CN 201210526877A CN 103036219 B CN103036219 B CN 103036219B
- Authority
- CN
- China
- Prior art keywords
- pdu
- phase
- signal
- logical signal
- logical
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Landscapes
- Emergency Protection Circuit Devices (AREA)
Abstract
The invention relates to a low-voltage micro-grid comprehensive protection method which is used for solving the problem that a traditional protection method is not suitable for micro-grid. The low-voltage micro-grid comprehensive protection method is adapted to a micro-grid isolated island operation mode and a grid-connected operation mode and can be achieved through a logical function. Therefore, protection of the micro-grid under the two operation modes is achieved. No communication link is needed. The micro-grid comprehensive protection method is obviously different from a traditional self-adaption protection device. The micro-grid comprehensive protection method is characterized in that protection effectiveness is of an independent failure current level, a micro-grid operation mode and a distributed generation capacity and type to a large extent and is only related to different parameter settings of the two operation modes. Not only can single phase protection be achieved but also three-phase protection can be achieved. Safety of electrical energy supply is improved.
Description
Technical field
The present invention relates to micro-electric network protection field, particularly a kind of micro-electric network protection method.
Background technology
For electric power system, micro-electrical network is similar to an independently control unit, and wherein each micro-power supply has that simply to pull out be plugging function.A simple micro-electric network composition as shown in Figure 1.Main electrical network connects the open connection bus of micro-electrical network by QF, passes through respectively QF1, QF2 connexon bus 1 and primary and secondary line 2 on public connection bus.On primary and secondary line 1 and primary and secondary line 2, connect micro-power supply (DR1, DR2, DR3) and load.
The structure of micro-electrical network has proposed some special requirements to relaying protection.Tradition power distribution network is mostly radial pattern, end non-transformer, and owing to there being micro-power supply, the electric current of flowing through on protective device may be for two-way.Once micro-electrical network islet operation, capacity of short circuit has large variation, has affected the normal operation of original some protective relaying device.Change the mode of original single distributed power generation access electrical network, forming one of original intention of micro-electrical network is to maintain as much as possible some important loads in the time of electric network fault, can normally move and not make its power failure, these important loads are often to voltage-sensitive, working voltage does not change excessive, overlong time, must adopt some QA switches, to replace the slower switch of original relative action for this reason.The problems referred to above all may make traditional protective device and strategy no longer be adapted to micro-electrical network, so must propose the new protection that is applicable to micro-electrical network and control strategy.
Explanation of nouns: distributed power generation DG (distributed generation) refers to specific demand for meeting terminal use, be connected near small power generation system user's side.Micro-power supply, distributed power source DR (Distributed Resource) refers to the association system (DR=DG+ES) of distributed power generation and energy storage device ES (Energy Storage).
Summary of the invention
The object of this invention is to provide the micro-electric network synthetic guard method of a kind of low pressure, be not suitable for the problem of micro-electrical network in order to solve traditional protection method.
For achieving the above object, the solution of the present invention is: the micro-electric network synthetic guard method of low pressure, and for the arbitrary circuit breaker in micro-electrical network, step is as follows:
1) gather: gather three-phase voltage, the three-phase current signal of circuit breaker, obtain negative sequence voltage V2 by negative phase-sequence measuring component and zero sequence measuring component, negative-sequence current I2 and zero-sequence current I0;
2) signal logic processing: described negative sequence voltage V2 and negative-sequence current I2 obtain negative zero sequence direction logical signal PDU_L through power direction measuring unit PDU, and each phase current signal obtains transient state overcurrent protection logical signal AOC_L, BOC_L, the COC_L of corresponding phase by transient state overcurrent measuring unit TOCU; The electric current of arbitrary phase gets or obtains direction logical signal PDU_La, PDU_Lb, the PDU_Lc of corresponding phase after power direction measuring unit PDU with negative zero sequence direction logical signal PDU_L with voltage; Each phase voltage signal obtains under voltage logical signal UVU_La, UVU_Lb, the UVU_Lc of corresponding phase through under voltage protection unit UVU;
Transient state overcurrent protection logical signal AOC_L, BOC_L, COC_L and interface enable signal IE phase or obtain the first logical signal PDU_La1, PDU_Lb1, the PDU_Lc1 of corresponding phase, transient state overcurrent protection logical signal AOC_L, BOC_L, COC_L postpone through TD_IOC and under voltage logical signal UVU_La, UVU_Lb, the UVU_Lc of corresponding phase get or obtain the second logical signal PDU_La2, PDU_Lb2, PDU_Lc2;
The first logical signal PDU_La1, PDU_Lb1, PDU_Lc1, the second logical signal PDU_La2, PDU_Lb2, PDU_Lc2 and direction logical signal PDU_La, PDU_Lb, PDU_Lc phase with, then postpone to obtain the 3rd logical signal PDU_La3, PDU_Lb3, PDU_Lc3 through TD_IF;
After direction logical signal PDU_La, PDU_Lb, PDU_Lc negate and the second logical signal PDU_La2, PDU_Lb2, PDU_Lc2 phase with, then postpone to obtain the 4th logical signal PDU_La4, PDU_Lb4, PDU_Lc4 through TD_IR;
3) when islet operation, if the 3rd logical signal PDU_La3, PDU_Lb3, PDU_Lc3, in the 4th logical signal PDU_La4, PDU_Lb4, PDU_Lc4, any is 1, and interface enable signal IE is 0, and correspondence trips mutually;
4) while being incorporated into the power networks, each phase current signal obtains the 5th logical signal PDU_La5, PDU_Lb5, PDU_Lc5 by inverse-time overcurrent protection element, the 5th logical signal PDU_La5, PDU_Lb5, PDU_Lc5 and direction logical signal PDU_La, PDU_Lb, PDU_Lc phase with, then postpone to obtain the 6th logical signal PDU_La6, PDU_Lb6, PDU_Lc6 through TD_GF; After direction logical signal PDU_La, PDU_Lb, PDU_Lc negate and the 5th logical signal PDU_La5, PDU_Lb5, PDU_Lc5 phase with, then postpone to obtain the 7th logical signal PDU_La7, PDU_Lb7, PDU_Lc7 through TD_GR; While being incorporated into the power networks, if the 6th logical signal PDU_La6, PDU_Lb6, PDU_Lc6, in the 7th logical signal PDU_La7, PDU_Lb7, PDU_Lc7, any is 1, and interface enable signal IE is 0, and correspondence trips mutually;
5) each phase current signal postpones to obtain the 8th logical signal PDU_La8, PDU_Lb8, PDU_Lc8 through TD_HIF after by high impedance protection component, the 8th logical signal PDU_La8, PDU_Lb8, PDU_Lc8 and direction logical signal PDU_La, PDU_Lb, PDU_Lc get and obtain the 9th logical signal PDU_La9, PDU_Lb9, PDU_Lc9, if the 9th logical signal PDU_La9, PDU_Lb9, PDU_Lc9 are 1, and interface enable signal IE is 0, and correspondence trips mutually; It is isolated island module forward direction time delay module that TD_IF postpones, and it is the backward time delay module of isolated island module that TD_IR postpones, and it is grid-connected module forward direction time delay module that TD_GF postpones, and it is the backward time delay module of grid-connected module that TD_GR postpones.
The one or three phase logic signal is got or obtained to the 3rd, the 4th, the 6th, the 7th and the 9th logical signal of each phase;
Negative-sequence current I2 and zero-sequence current I0 get or obtain the two or three phase logic signal TP_L2 by the signal after transient state overcurrent measuring unit TOCU respectively, the transient state overcurrent protection logical signal AOC_L of each phase, BOC_L, COC_L get or obtain the three or three phase logic signal TP_L3, and direction logical signal PDU_La, PDU_Lb, PDU_Lc and the negative zero sequence direction logical signal PDU_L of each phase get or obtain the four or three phase logic signal PDU_Labc;
Second, third and the four or three phase logic signal get with, then postpone to obtain the five or three phase logic signal TP_Lm through TD_TF, after the four or three phase logic signal negate and first, second three phase logic signal get with, then postpone to obtain the six or three phase logic signal TP_Ln through TD_TR;
Three-phase voltage signal obtains the seven or three phase logic signal after by neutral point voltage offset measurement unit NVS;
If any is 1 for the five or three phase logic signal TP_Lm, the six or three phase logic signal TP_Ln, three-phase tripping operation; If the seven or three phase logic signal and interface enable signal IE are 1 simultaneously, three-phase tripping operation; If the one or three phase logic signal and interface enable signal IE are 1 simultaneously, three-phase tripping operation;
It is three-phase module forward direction time delay module that TD_TF postpones, and it is the backward time delay module of three-phase module that TD_TR postpones.
If main electrical network three-phase voltage signal Vabc-grid is synchronizeed with the three-phase voltage signal Vabc of grid-connected circuit breaker, grid-connected breaker closing.
Method of the present invention can be adapted to micro-electrical network islet operation pattern and the pattern that is incorporated into the power networks; this protection scheme can be realized by logic function; efficiently solve the protection problem of micro-electrical network under these two kinds of operator schemes; this protection scheme does not need communication link, has obvious difference with traditional self-adaptive protector.Its outstanding feature is that the validity of protection is independent failure levels of current, micro-operation of power networks pattern and distributed power generation cell capability size and type to a great extent, only arranges relevant from parameters different under two kinds of operational modes.Method of the present invention not only can realize single phasing protection, can also realize three-phase protective, has improved the fail safe of electric power energy supply.
Brief description of the drawings
Fig. 1 is a kind of micro-configuration of power network.
Embodiment
Below in conjunction with accompanying drawing, the present invention will be further described in detail.
Micro-electrical network as shown in Figure 1, main electrical network connects a micro-electrical network by transformer, and rapid static switch connects a bus of main electrical network and micro-electrical network, and this bus connects respectively two strip buses by QF1, QF2, is equipped with micro-power supply and respective load on primary and secondary line.Rapid static switch is for isolated island/grid-connected switching, and QF1, QF2 are used for excising/dropping into micro-power supply and load on corresponding primary and secondary line.Rapid static switch, QF1, QF2 all arrange protective device on the spot, three-phase voltage, the electric current of in-site collecting respective circuit breakers below.Protective device adopts micro-chip processor to process Information Monitoring, and circuit breaker trip is controlled in output.
For arbitrary circuit breaker, its guard method for protective device comprises:
Gather: gather three-phase voltage, the three-phase current signal of circuit breaker, obtain negative sequence voltage (V2) by negative phase-sequence measuring component and zero sequence measuring component, negative-sequence current (I2) and zero-sequence current (I0);
Signal logic processing: described negative sequence voltage (V2) and negative-sequence current (I2) obtain negative zero sequence direction logical signal (PDU_L) through power direction measuring unit (PDU), and each phase current signal obtains the transient state overcurrent protection logical signal (AOC_L, BOC_L, COC_L) of corresponding phase by transient state overcurrent measuring unit (TOCU); The electric current of arbitrary phase gets or obtains the direction logical signal (PDU_La, PDU_Lb, PDU_Lc) of corresponding phase after power direction measuring unit (PDU) with negative zero sequence direction logical signal (PDU_L) with voltage; Each phase voltage signal obtains the under voltage logical signal (UVU_La, UVU_lb, UVU_Lc) of corresponding phase through under voltage protection unit (UVU);
Mutually or obtain first logical signal (PDU_La1, PDU_Lb1, PDU_Lc1) of corresponding phase, transient state overcurrent protection logical signal (AOC_L, BOC_L, COC_L) postpones through TD_IOC and the second logical signal (PDU_La2, PDU_Lb2, PDU_Lc2) is got or obtained to the under voltage logical signal (UVU_La, UVU_lb, UVU_Lc) of corresponding phase for transient state overcurrent protection logical signal (AOC_L, BOC_L, COC_L) and interface enable signal (IE);
The first logical signal (PDU_La1, PDU_Lb1, PDU_Lc1), the second logical signal (PDU_La2, PDU_Lb2, PDU_Lc2) and direction logical signal (PDU_La, PDU_Lb, PDU_Lc) with, then postpone to obtain the 3rd logical signal (PDU_La3, PDU_Lb3, PDU_Lc3) through TD_IF;
After direction logical signal (PDU_La, PDU_Lb, PDU_Lc) negate and the second logical signal (PDU_La2, PDU_Lb2, PDU_Lc2) with, then obtain the 4th logical signal (PDU_La4, PDU_Lb4, PDU_Lc4) through TD_IR delay;
Protection is divided into single phasing protection and three-phase protective, and single phasing protection comprises islet operation protection, the protection of being incorporated into the power networks, high impedance protection.
When islet operation, if the 3rd logical signal (PDU_La3, PDU_Lb3, PDU_Lc3), in the 4th logical signal (PDU_La4, PDU_Lb4, PDU_Lc4), any is 1, and interface enable signal (IE) is 0, and correspondence trips mutually;
While being incorporated into the power networks, each phase current signal obtains the 5th logical signal (PDU_La5, PDU_Lb5, PDU_Lc5) by inverse-time overcurrent protection element, the 5th logical signal (PDU_La5, PDU_Lb5, PDU_Lc5) and direction logical signal (PDU_La, PDU_Lb, PDU_Lc) with, then postpone to obtain the 6th logical signal (PDU_La6, PDU_Lb6, PDU_Lc6) through TD_GF; After direction logical signal (PDU_La, PDU_Lb, PDU_Lc) negate and the 5th logical signal (PDU_La5, PDU_Lb5, PDU_Lc5) with, then obtain the 7th logical signal (PDU_La7, PDU_Lb7, PDU_Lc7) through TD_GR delay; While being incorporated into the power networks, if the 6th logical signal (PDU_La6, PDU_Lb6, PDU_Lc6), in the 7th logical signal (PDU_La7, PDU_Lb7, PDU_Lc7), any is 1, and interface enable signal (IE) is 0, and correspondence trips mutually;
High impedance protection: each phase current signal postpones to obtain the 8th logical signal (PDU_La8, PDU_Lb8, PDU_Lc8) through TD_HIF after by high impedance protection component, the 8th logical signal (PDU_La8, PDU_Lb8, PDU_Lc8) and direction logical signal (PDU_La, PDU_Lb, PDU_Lc) are got and are obtained the 9th logical signal (PDU_La9, PDU_Lb9, PDU_Lc9), if the 9th logical signal (PDU_La9, PDU_Lb9, PDU_Lc9) is 1, and interface enable signal (IE) is 0, and correspondence trips mutually;
Three-phase protective: the one or three phase logic signal is got or obtained to the 3rd, the 4th, the 6th, the 7th and the 9th logical signal of each phase;
The two or three phase logic signal (TP_L2) is got or obtained respectively to negative-sequence current (I2) and zero-sequence current (I0) by the signal after transient state overcurrent measuring unit (TOCU), the three or three phase logic signal (TP_L3) is got or obtained to the transient state overcurrent protection logical signal (AOC_L, BOC_L, COC_L) of each phase, and the four or three phase logic signal (PDU_Labc) is got or obtained to direction logical signal (PDU_La, PDU_Lb, PDU_Lc) and the negative zero sequence direction logical signal (PDU_L2) of each phase;
Second, third and the four or three phase logic signal get with, then postpone to obtain the five or three phase logic signal (TP_Lm) through TD_TF, after the four or three phase logic signal negate and first, second three phase logic signal get with, then postpone to obtain the six or three phase logic signal (TP_Ln) through TD_TR;
Three-phase voltage signal obtains the seven or three phase logic signal after by neutral point voltage offset measurement element (NVS);
If any is 1 for the five or three phase logic signal (TP_Lm), the six or three phase logic signal (TP_Ln), three-phase tripping operation; If the seven or three phase logic signal and interface enable signal (IE) they are 1 simultaneously, three-phase tripping operation; If the one or three phase logic signal and interface enable signal (IE) they are 1 simultaneously, three-phase tripping operation.
And network interface: if the three-phase voltage signal (Vabc) that main electrical network three-phase voltage signal (Vabc-grid) and rapid static switch gather synchronize, grid-connected circuit breaker, i.e. rapid static switch closure in Fig. 1.
Power direction measuring unit (PDU), the physical significance of its output is the flow of power direction of measuring on feeder line.Transient state overcurrent measuring unit (TOCU), the physical significance of its output is to measure transient state momentary excess current on feeder line.Under voltage protection unit (UVU), its physical significance is to measure low-voltage landing on feeder line.Interface enable signal IE be control the whole protected location control signal of whether working (with logic level 1 for effectively or 0 be invalid representation).High impedance protected location changes high impedance fault measuring unit into, and its physical significance is the electric current while measuring high impedance fault.It is isolated island module forward direction time delay module that TD_IF postpones, it is the backward time delay module of isolated island module that TD_IR postpones, it is grid-connected module forward direction time delay module that TD_GF postpones, it is the backward time delay module of grid-connected module that TD_GR postpones, it is three-phase module forward direction time delay module that TD_TF postpones, and it is the backward time delay module of three-phase module that TD_TR postpones.Various measuring units and module all belong to ordinary skill in the art means above, so do not repeat them here.
Claims (3)
1. the micro-electric network synthetic guard method of low pressure, is characterized in that, for the arbitrary circuit breaker in micro-electrical network, step is as follows:
1) gather: gather three-phase voltage, the three-phase current signal of circuit breaker, obtain negative sequence voltage V2 by negative phase-sequence measuring component and zero sequence measuring component, negative-sequence current I2 and zero-sequence current I0;
2) signal logic processing: described negative sequence voltage V2 and negative-sequence current I2 obtain negative zero sequence direction logical signal PDU_L through power direction measuring unit PDU, and each phase current signal obtains transient state overcurrent protection logical signal AOC_L, BOC_L, the COC_L of corresponding phase by transient state overcurrent measuring unit TOCU; The electric current of arbitrary phase gets or obtains direction logical signal PDU_La, PDU_Lb, the PDU_Lc of corresponding phase after power direction measuring unit PDU with negative zero sequence direction logical signal PDU_L with voltage; Each phase voltage signal obtains under voltage logical signal UVU_La, UVU_Lb, the UVU_Lc of corresponding phase through under voltage protection unit UVU;
Transient state overcurrent protection logical signal AOC_L, BOC_L, COC_L and interface enable signal IE phase or obtain the first logical signal PDU_La1, PDU_Lb1, the PDU_Lc1 of corresponding phase, transient state overcurrent protection logical signal AOC_L, BOC_L, COC_L postpone through TD_IOC and under voltage logical signal UVU_La, UVU_Lb, the UVU_Lc of corresponding phase get or obtain the second logical signal PDU_La2, PDU_Lb2, PDU_Lc2;
The first logical signal PDU_La1, PDU_Lb1, PDU_Lc1, the second logical signal PDU_La2, PDU_Lb2, PDU_Lc2 and direction logical signal PDU_La, PDU_Lb, PDU_Lc phase with, then postpone to obtain the 3rd logical signal PDU_La3, PDU_Lb3, PDU_Lc3 through TD_IF;
After direction logical signal PDU_La, PDU_Lb, PDU_Lc negate and the second logical signal PDU_La2, PDU_Lb2, PDU_Lc2 phase with, then postpone to obtain the 4th logical signal PDU_La4, PDU_Lb4, PDU_Lc4 through TD_IR;
3) when islet operation, if the 3rd logical signal PDU_La3, PDU_Lb3, PDU_Lc3, in the 4th logical signal PDU_La4, PDU_Lb4, PDU_Lc4, any is 1, and interface enable signal IE is 0, and correspondence trips mutually;
4) while being incorporated into the power networks, each phase current signal obtains the 5th logical signal PDU_La5, PDU_Lb5, PDU_Lc5 by inverse-time overcurrent protection element, the 5th logical signal PDU_La5, PDU_Lb5, PDU_Lc5 and direction logical signal PDU_La, PDU_Lb, PDU_Lc phase with, then postpone to obtain the 6th logical signal PDU_La6, PDU_Lb6, PDU_Lc6 through TD_GF; After direction logical signal PDU_La, PDU_Lb, PDU_Lc negate and the 5th logical signal PDU_La5, PDU_Lb5, PDU_Lc5 phase with, then postpone to obtain the 7th logical signal PDU_La7, PDU_Lb7, PDU_Lc7 through TD_GR; While being incorporated into the power networks, if the 6th logical signal PDU_La6, PDU_Lb6, PDU_Lc6, in the 7th logical signal PDU_La7, PDU_Lb7, PDU_Lc7, any is 1, and interface enable signal IE is 0, and correspondence trips mutually;
5) each phase current signal postpones to obtain the 8th logical signal PDU_La8, PDU_Lb8, PDU_Lc8 through TD_HIF after by high impedance protection component, the 8th logical signal PDU_La8, PDU_Lb8, PDU_Lc8 and direction logical signal PDU_La, PDU_Lb, PDU_Lc get and obtain the 9th logical signal PDU_La9, PDU_Lb9, PDU_Lc9, if the 9th logical signal PDU_La9, PDU_Lb9, PDU_Lc9 are 1, and interface enable signal IE is 0, and correspondence trips mutually; It is isolated island module forward direction time delay module that TD_IF postpones, and it is the backward time delay module of isolated island module that TD_IR postpones, and it is grid-connected module forward direction time delay module that TD_GF postpones, and it is the backward time delay module of grid-connected module that TD_GR postpones.
2. the micro-electric network synthetic guard method of low pressure according to claim 1, is characterized in that:
The one or three phase logic signal is got or obtained to the 3rd, the 4th, the 6th, the 7th and the 9th logical signal of each phase;
Negative-sequence current I2 and zero-sequence current I0 get or obtain the two or three phase logic signal TP_L2 by the signal after transient state overcurrent measuring unit TOCU respectively, the transient state overcurrent protection logical signal AOC_L of each phase, BOC_L, COC_L get or obtain the three or three phase logic signal TP_L3, and direction logical signal PDU_La, PDU_Lb, PDU_Lc and the negative zero sequence direction logical signal PDU_L of each phase get or obtain the four or three phase logic signal PDU_Labc;
Second, third and the four or three phase logic signal get with, then postpone to obtain the five or three phase logic signal TP_Lm through TD_TF, after the four or three phase logic signal negate and first, second three phase logic signal get with, then postpone to obtain the six or three phase logic signal TP_Ln through TD_TR;
Three-phase voltage signal obtains the seven or three phase logic signal after by neutral point voltage offset measurement unit NVS;
If any is 1 for the five or three phase logic signal TP_Lm, the six or three phase logic signal TP_Ln, three-phase tripping operation; If the seven or three phase logic signal and interface enable signal IE are 1 simultaneously, three-phase tripping operation; If the one or three phase logic signal and interface enable signal IE are 1 simultaneously, three-phase tripping operation;
It is three-phase module forward direction time delay module that TD_TF postpones, and it is the backward time delay module of three-phase module that TD_TR postpones.
3. the micro-electric network synthetic guard method of low pressure according to claim 1, is characterized in that: if main electrical network three-phase voltage signal Vabc-grid synchronize with the three-phase voltage signal Vabc of grid-connected circuit breaker, grid-connected breaker closing.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201210526877.5A CN103036219B (en) | 2012-12-10 | 2012-12-10 | Low-voltage micro-grid comprehensive protection method |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201210526877.5A CN103036219B (en) | 2012-12-10 | 2012-12-10 | Low-voltage micro-grid comprehensive protection method |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN103036219A CN103036219A (en) | 2013-04-10 |
| CN103036219B true CN103036219B (en) | 2014-10-22 |
Family
ID=48022838
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201210526877.5A Expired - Fee Related CN103036219B (en) | 2012-12-10 | 2012-12-10 | Low-voltage micro-grid comprehensive protection method |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN103036219B (en) |
Families Citing this family (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103401227B (en) * | 2013-06-26 | 2016-11-23 | 国家电网公司 | The fault based on virtual load being applicable to micro-capacitance sensor quickly isolates method and system |
| CN103354354B (en) * | 2013-06-26 | 2016-03-02 | 国家电网公司 | Be applicable to impedance protecting method and the device of micro-capacitance sensor |
| CN104836214B (en) * | 2015-04-17 | 2016-02-17 | 国家电网公司 | A kind of based on distributed power generation grid-connected transition operational mode coordination comprehensive method of protection |
| CN108110738B (en) * | 2017-12-19 | 2019-06-04 | 北京天诚同创电气有限公司 | Method, relay and system for micro-capacitance sensor protection |
| CN112152190B (en) * | 2019-06-28 | 2023-11-03 | 北京天诚同创电气有限公司 | Micro-grid interphase short-circuit fault protection method and system |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE10151319A1 (en) * | 2001-10-17 | 2002-07-18 | Peter Belle | Protection for electrical supply systems by directional comparison, involves isolating defect points in very small sections of sound network independently of network operating method |
| CN101826723A (en) * | 2009-03-06 | 2010-09-08 | 郭思君 | Power grid voltage comprehensive control system |
| CN102255294A (en) * | 2011-07-26 | 2011-11-23 | 天津大学 | Voltage acceleration inverse time-delay over-current protection method used for micro power grid |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7687937B2 (en) * | 2005-03-18 | 2010-03-30 | Wisconsin Alumni Research Foundation | Control of small distributed energy resources |
| US8331071B2 (en) * | 2009-06-12 | 2012-12-11 | Northern Power Systems Utility Scale, Inc. | Interconnection switching system and method for connecting a distributed energy resource to an electrical power system |
-
2012
- 2012-12-10 CN CN201210526877.5A patent/CN103036219B/en not_active Expired - Fee Related
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE10151319A1 (en) * | 2001-10-17 | 2002-07-18 | Peter Belle | Protection for electrical supply systems by directional comparison, involves isolating defect points in very small sections of sound network independently of network operating method |
| CN101826723A (en) * | 2009-03-06 | 2010-09-08 | 郭思君 | Power grid voltage comprehensive control system |
| CN102255294A (en) * | 2011-07-26 | 2011-11-23 | 天津大学 | Voltage acceleration inverse time-delay over-current protection method used for micro power grid |
Non-Patent Citations (6)
| Title |
|---|
| 《分布式发电及其并网技术综述》;刘杨华;《电网技术》;20080831;第32卷(第15期);第71-74页 * |
| 分布式电源对配电网保护的影响及对策;吴蕾;《中国优秀硕士学位论文全文数据库》;20091231;全文 * |
| 分布式电源的故障特性及其微电网保护原理的研究;陈祎亮;《中国优秀硕士学位论文全文数据库》;20101231;全文 * |
| 刘杨华.《分布式发电及其并网技术综述》.《电网技术》.2008,第32卷(第15期),第71-74页. |
| 吴蕾.分布式电源对配电网保护的影响及对策.《中国优秀硕士学位论文全文数据库》.2009,全文. |
| 陈祎亮.分布式电源的故障特性及其微电网保护原理的研究.《中国优秀硕士学位论文全文数据库》.2010,全文. |
Also Published As
| Publication number | Publication date |
|---|---|
| CN103036219A (en) | 2013-04-10 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| Oudalov et al. | Adaptive network protection in microgrids | |
| Augustine et al. | DC microgrid protection: Review and challenges | |
| Huang et al. | An impedance protection scheme for feeders of active distribution networks | |
| Yuan et al. | Protection strategies for medium-voltage direct-current microgrid at a remote area mine site | |
| CN103036219B (en) | Low-voltage micro-grid comprehensive protection method | |
| CN106058829B (en) | Fault protection system for power distribution system | |
| Zamani et al. | A communication-based strategy for protection of microgrids with looped configuration | |
| CN205811531U (en) | Fault protection system for power distribution system | |
| KR20150013105A (en) | device of recovery for open-phase in the power system line | |
| CN202649381U (en) | GOOSE-based small-current grounding route selection system of intelligent transformer substation | |
| CN105162088B (en) | A kind of power distribution station automatic fault detection system of 10kV cable system feeder line | |
| CN103296696A (en) | Inverter and method for controlling same | |
| CN104701853A (en) | 10kV distribution network serial compensation device and control method | |
| CN110729710A (en) | Method for identifying grounding and phase-to-phase faults of micro-grid | |
| Rahman et al. | Multi-agent approach for overcurrent protection coordination in low voltage microgrids | |
| CN107910855A (en) | A kind of connection applied to intelligent substation cuts small power supply device and connection blanking method | |
| Kim et al. | Protection System for LVDC Distribution Networks Using a Fault Current-Limiting Converter and Protection Zones | |
| CN106655171A (en) | Automatic selection method for phase selection control strategies of intermediate circuit breakers under 3/2 connection mode | |
| CN110048379A (en) | The relaying configuration method of low-voltage direct distribution system | |
| CN107026433B (en) | Rapid protection system and method for current collection circuit of new energy power station | |
| CN206712478U (en) | A kind of distributed photovoltaic power generation grid-connected system | |
| CN205786965U (en) | The device of a kind of electric power system power generation circuit earthing wire-selecting and comprehensive protector | |
| CN110034540A (en) | A kind of main transformer equipment protection system and method | |
| Jennett et al. | Protection of converter dense power systems | |
| CN208062774U (en) | A kind of main transformer equipment protection system |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20141022 Termination date: 20151210 |
|
| EXPY | Termination of patent right or utility model |