CN103019995A - Interface board card based on 1553B bus - Google Patents
Interface board card based on 1553B bus Download PDFInfo
- Publication number
- CN103019995A CN103019995A CN2012105740198A CN201210574019A CN103019995A CN 103019995 A CN103019995 A CN 103019995A CN 2012105740198 A CN2012105740198 A CN 2012105740198A CN 201210574019 A CN201210574019 A CN 201210574019A CN 103019995 A CN103019995 A CN 103019995A
- Authority
- CN
- China
- Prior art keywords
- bus
- controller
- interface board
- integrated circuit
- board card
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Landscapes
- Bus Control (AREA)
Abstract
The invention relates to an interface board card based on a 1553B bus, which is characterized in that the interface board card comprises the 1553B bus, a bus controller, a second transceiver end, a level translator, a peripheral register and a complex programmable logic controller. The bus controller is provided with a first transceiver end which is connected with the 1553B bus directly or connected with the 1553B bus through the coupling of a transformer. The second transceiver end is connected with the 1553B bus directly or connected with the 1553B bus through the coupling of the transformer. The peripheral register is connected with the bus controller through the level translator. The interface board card has the advantages that serving as a terminal on a 1553B bus network, the interface board card realizes the distributed real-time communication of the network, and through the setting of software and hardware, the interface board card can select to work in the mode of the bus controller (BC), a remote terminal (RT) or a monitor (MT).
Description
Technical field
The present invention is mainly used in take MIL-STD-1553B(hereinafter to be referred as 1553B) bus interface is the subsystem networking interface of representative, its effect is to build a bridge block between 1553B bus and existing other bussing techniques so that the information flow of different systems can be in real time, mutually change exactly.
Background technology
MILSTD MIL-STD-1553B(interior of aircraft time-devision system instruction/response type multiplex bus) be that US military aims at a kind of information transmission bus standard that the equipment on the aircraft is formulated, have in the world many countries (GJB289A-97 according to MIL-STD-1553B formulate) to quote this standard, its superiority, reliability, rationality be widely used confirm.
The 1553B bus protocol has been stipulated the technical requirement of the command/response time-devision system multiplex data bus that interior of aircraft is digital, has also stipulated the mode of operation of multiple bus and form and the electrical code of the information flow on the bus.In the 1553B bus transmission system, the complete procedure of at every turn transmitting a message should comprise instruction word, data word, the several parts of status word (or instruction word and status word).A word word length of every kind of word is the 2O position, and the effective information position is 16, and the front three of each word is the synchronous prefix of individual character, and last position is parity bit.Instruction word can only be sent by the bus controller (Bus Controller is abbreviated as BC) of existing activation, its content provided the specific requirement of this time message transfer: remote terminal (Remote Terminal.Be abbreviated as RT) address bit indicate BC will with which RT dialogue; The T/R position shows that this RT of order is transmission information or reception information; It is which data communication buffer area which data communication buffer area from RT takes out or deliver to that the sub address position indicates the information that will transmit; Data word number of words position indicated the instruction word defined this time data transmission the continuous data word number of words of transmission.Data word both can be transferred to certain RT by BC, also can transport to BC or transport to another RT from certain RT from RT.Status word should can only be sent by RT by the property demonstrate,proved signal as the effective order that BC is sent, and the division of labor of BC and RT has determined the difference of status word and instruction word naturally.
Summary of the invention
The present invention overcomes the problem of prior art, and a kind of interface integrated circuit board based on the 1553B bus is provided.
For above-mentioned purpose, the present invention relates to a kind of interface integrated circuit board based on the 1553B bus, it is characterized in that, comprise that a 1553B bus is connected with bus controller (BC), remote terminal (RT) and/or bus monitor (MT) at least on this bus; One bus controller has one first transmission/receiving end, and it directly or by transformer coupled is connected with described 1553B bus; One second transmission/receiving end, it directly or by transformer coupled is connected with described 1553B bus; One level translator; One peripheral hardware register; One complex programmable logic controller; This peripheral hardware register is connected with bus controller by level translator.
Described bus controller is BU61580, is level translator that 164245, CPLD is?, transformer is B3226, peripheral memory is F2812; The 1553B bus is of coupled connections by TX/RX-A end and the TX/RX-A* end of B3226 and BU61580, and the 1553B bus is of coupled connections by TX/RX-B end and the TX/RX-B* end of B3226 and BU61580; The A0-A11 of BU61580 end, D0-D15 end are held with 164245 1A0-1A11,2A0-2A15 holds corresponding connection; 164245 1B0-1B11 end, 2B0-2B15 end are held corresponding connection with A0-A11 end, the D0-D15 of F2812; The SELECT end of BU61580 is connected with the output terminal of CPLD, and the A12-A15 end of CPLD is held corresponding connection with the A12-A15 of F2812.
Control system based on the 1553B bus, comprise, computing machine, 1553B bus special test equipment, it is characterized in that, also comprise claim 1 or 2 described interface integrated circuit boards, described computing machine links by 1553B bus and this interface board and connects, and this interface board cartoon is crossed the 1553B bus and is connected with 1553B bus special test equipment.
The invention has the advantages that: as terminal on the 1553B bus network, realization is to the distributed real-time Communication for Power of this network, and can select this plate to be operated in bus controller (BC), remote terminal (RT) or bus monitor (MT) pattern by the setting of software and hardware.
Description of drawings
Accompanying drawing 1 is bus of the present invention.
Accompanying drawing 2 is proving installation connection layout of the present invention.
Accompanying drawing 3 is theory diagram of the present invention.
Accompanying drawing 4 is BU61580 chip functions block diagram among Fig. 3.
Below in conjunction with drawings and Examples the present invention is elaborated.
Embodiment
The interface integrated circuit board that is based on the 1553B bus shown in the figure is characterized in that, comprises that a 1553B bus is connected with bus controller (BC), remote terminal (RT) and/or bus monitor (MT) at least on this bus; One bus controller has one first transmission/receiving end, and it directly or by transformer coupled is connected with described 1553B bus; One second transmission/receiving end, it directly or by transformer coupled is connected with described 1553B bus; One level translator; One peripheral hardware register; One complex programmable logic controller; This peripheral hardware register is connected with bus controller by level translator.
Described bus controller is BU61580, is level translator that 164245, CPLD is?, transformer is B3226, peripheral memory is F2812; The 1553B bus is of coupled connections by TX/RX-A end and the TX/RX-A* end of B3226 and BU61580, and the 1553B bus is of coupled connections by TX/RX-B end and the TX/RX-B* end of B3226 and BU61580; The A0-A11 of BU61580 end, D0-D15 end are held with 164245 1A0-1A11,2A0-2A15 holds corresponding connection; 164245 1B0-1B11 end, 2B0-2B15 end are held corresponding connection with A0-A11 end, the D0-D15 of F2812; The SELECT* end of BU61580 is connected with the output terminal of CPLD, and the A12-A15 end of CPLD is held corresponding connection with the A12-A15 of F2812.
Control circuit between BU-61580 and the digital signal processor is all realized in programmable logic chip.Control circuit comprises: address decoding circuitry, logic control circuit.Pool, address decoding circuit function is that the employed digital signal processor memory of docking port integrated circuit board and BU-61580 storer carry out address selection, decoding; The logic control circuit function is look-at-me, handshake, the insertion waiting signal that produces the needed control signal of BU-61580 and offer digital signal processor.
The test of BC pattern
Such as Fig. 2 connecting test device, be the BC pattern by computer installation interface integrated circuit board, open the 1553B special test equipment and be set to the RT pattern and the RT address is set.
Open computing machine and load the BC test pattern procedure, press test procedure interface integrated circuit board and send test data as the BC cycle to the 1553B special test equipment, show test results by special test equipment.
The test of RT pattern
Such as Fig. 2 connecting test device, be the RT pattern by computer installation interface integrated circuit board, and the RT address is set, open the 1553B special test equipment and be set to the BC pattern.
Open computing machine and load the rt test model program, press test procedure interface integrated circuit board and receive the test data that the 1553B special test equipment sends as the RT cycle, by the Computer display test result.
The test of MT pattern
Such as Fig. 2 connecting test device, be the MT pattern by computer installation interface integrated circuit board, open the 1553B special test equipment and be set to the BC pattern, and the integrated 1553B Bus PC I integrated circuit board of computing machine is set to the RT pattern, and the RT address is set.
The special test equipment cycle sends data to computing machine 1553B Bus PC I integrated circuit board, and the interface integrated circuit board is monitored data and gone back to computing machine host computer interface by other bus transmission and shows.
Claims (3)
1. based on the interface integrated circuit board of 1553B bus, it is characterized in that, comprise,
One 1553B bus is connected with bus controller (BC), remote terminal (RT) and/or bus monitor (MT) at least on this bus;
One bus controller has one first transmission/receiving end, and it directly or by transformer coupled is connected with described 1553B bus; One second transmission/receiving end, it directly or by transformer coupled is connected with described 1553B bus; Address wire; Data line;
One level translator;
One peripheral hardware register;
One complex programmable logic controller;
The address wire of this peripheral hardware register, data line make control information be passed in the bus controller from the peripheral hardware register by level translator connection corresponding to bus controller.
2. the interface integrated circuit board based on the 1553B bus according to claim 1 is characterized in that, described bus controller is BU61580, and level translator is that 164245, CPLD is EPM1270T144I5, and transformer is B3226, and peripheral memory is F2812; The 1553B bus is of coupled connections by TX/RX-A end and the TX/RX-A* end of B3226 and BU61580, and the 1553B bus is of coupled connections by TX/RX-B end and the TX/RX-B* end of B3226 and BU61580; The A0-A11 of BU61580 end, D0-D15 end are held with 164245 1A0-1A11,2A0-2A15 holds corresponding connection; 164245 1B0-1B11 end, 2B0-2B15 end are held corresponding connection with A0-A11 end, the D0-D15 of F2812; The SELECT* end of BU61580 is connected with the output terminal of CPLD, and the A12-A15 end of CPLD is held corresponding connection with the A12-A15 of F2812.
3. based on the control system of 1553B bus, comprise, computing machine, 1553B bus special test equipment, it is characterized in that, also comprise claim 1 or 2 described interface integrated circuit boards, described computing machine links by 1553B bus and this interface board and connects, and this interface board cartoon is crossed the 1553B bus and is connected with 1553B bus special test equipment.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN2012105740198A CN103019995A (en) | 2012-12-26 | 2012-12-26 | Interface board card based on 1553B bus |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN2012105740198A CN103019995A (en) | 2012-12-26 | 2012-12-26 | Interface board card based on 1553B bus |
Publications (1)
Publication Number | Publication Date |
---|---|
CN103019995A true CN103019995A (en) | 2013-04-03 |
Family
ID=47968617
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN2012105740198A Pending CN103019995A (en) | 2012-12-26 | 2012-12-26 | Interface board card based on 1553B bus |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN103019995A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN104360971A (en) * | 2014-10-20 | 2015-02-18 | 南京航空航天大学 | IP core of 1553B communication unit |
CN106559285A (en) * | 2016-11-15 | 2017-04-05 | 天津津航计算技术研究所 | A kind of One Wire conveyor apparatus bus termination test system and method for testing |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN201707588U (en) * | 2010-05-06 | 2011-01-12 | 北京航天自动控制研究所 | Control system integrated controller based on 1553B bus |
CN102035600A (en) * | 2010-11-26 | 2011-04-27 | 北京航空航天大学 | Physical interface board of high speed 1553B optical fiber bus |
CN202453880U (en) * | 2011-10-28 | 2012-09-26 | 中国航天科工集团第三研究院第八三五七研究所 | FPGA (field programmable gate array)-based low-cost 1553B bus interface circuit |
CN202522957U (en) * | 2011-11-08 | 2012-11-07 | 北京赛维奥软件科技有限公司 | Interface board for compact peripheral component interconnect (CPCI) architecture based on aircraft internal time division command/response multiplex data bus (MIL-STD-1553B) |
-
2012
- 2012-12-26 CN CN2012105740198A patent/CN103019995A/en active Pending
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN201707588U (en) * | 2010-05-06 | 2011-01-12 | 北京航天自动控制研究所 | Control system integrated controller based on 1553B bus |
CN102035600A (en) * | 2010-11-26 | 2011-04-27 | 北京航空航天大学 | Physical interface board of high speed 1553B optical fiber bus |
CN202453880U (en) * | 2011-10-28 | 2012-09-26 | 中国航天科工集团第三研究院第八三五七研究所 | FPGA (field programmable gate array)-based low-cost 1553B bus interface circuit |
CN202522957U (en) * | 2011-11-08 | 2012-11-07 | 北京赛维奥软件科技有限公司 | Interface board for compact peripheral component interconnect (CPCI) architecture based on aircraft internal time division command/response multiplex data bus (MIL-STD-1553B) |
Non-Patent Citations (2)
Title |
---|
符冰: "基于PXI的1553B总线接口卡设计", 《仪器仪表用户》 * |
颜学龙等: "1553B总线接口控制器研究与顶层设计", 《微计算机信息》 * |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN104360971A (en) * | 2014-10-20 | 2015-02-18 | 南京航空航天大学 | IP core of 1553B communication unit |
CN104360971B (en) * | 2014-10-20 | 2017-09-05 | 南京航空航天大学 | A kind of IP kernel of 1553B communication units |
CN106559285A (en) * | 2016-11-15 | 2017-04-05 | 天津津航计算技术研究所 | A kind of One Wire conveyor apparatus bus termination test system and method for testing |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US11100036B2 (en) | Serial connection between management controller and microcontroller | |
US7747804B2 (en) | Method and system for setting addresses for slave devices in data communication | |
CN102130669B (en) | Method, system, device and network equipment for detecting state of hot-plug module | |
CN202084028U (en) | Modularized multi-serial port expanding device | |
CN109165184B (en) | 1553B bus system based on double-bus transceiver | |
CN106502957A (en) | A kind of spaceborne radar data processing and control device based on VPX buses | |
CN105068955A (en) | Local bus structure and data interaction method | |
CN102098196B (en) | The data transmission method of blade server | |
CN109407574B (en) | Multi-bus selectable output control device and method thereof | |
CN103428050A (en) | Multipath CAN (controller area network) simulation system based on CAN bus | |
JP2013084266A (en) | Server and serial interface switching circuit thereof | |
CN205103813U (en) | SpaceWire bus node communication module based on PCI interface | |
CN103019995A (en) | Interface board card based on 1553B bus | |
EP3968171A1 (en) | Data exchange chip and server | |
CN203191971U (en) | Port board card based on 1553B bus and control system | |
CN110113209B (en) | MIPI (Mobile industry processor interface) protocol-based inter-device communication method and equipment topological structure | |
CN205091734U (en) | SpaceWire bus node communication module based on CPCI interface | |
CN102609388B (en) | Slave node circuit, communication method and communication device | |
TWI701938B (en) | Internet telephone device, external connection card and communication method therefor | |
CN101296218B (en) | Integrated preposition communication equipment | |
CN111414327B (en) | Network device | |
CN114138354A (en) | Onboard OCP network card system supporting multi host and server | |
CN113836058A (en) | Method, device, equipment and storage medium for data exchange between board cards | |
CN215264784U (en) | Remote debugging system based on Feiteng S2500 server | |
CN220933481U (en) | Serial communication time-sharing multiplexing circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
RJ01 | Rejection of invention patent application after publication | ||
RJ01 | Rejection of invention patent application after publication |
Application publication date: 20130403 |