CN103001604B - A kind of integrated filter system based on FPAA and FPGA technology - Google Patents

A kind of integrated filter system based on FPAA and FPGA technology Download PDF

Info

Publication number
CN103001604B
CN103001604B CN201210509377.0A CN201210509377A CN103001604B CN 103001604 B CN103001604 B CN 103001604B CN 201210509377 A CN201210509377 A CN 201210509377A CN 103001604 B CN103001604 B CN 103001604B
Authority
CN
China
Prior art keywords
filter
fpaa
fpga
module
digital
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201210509377.0A
Other languages
Chinese (zh)
Other versions
CN103001604A (en
Inventor
朱正伟
孙广辉
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Liyang Chang Technology Transfer Center Co.,Ltd.
Original Assignee
Changzhou University
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Changzhou University filed Critical Changzhou University
Priority to CN201210509377.0A priority Critical patent/CN103001604B/en
Publication of CN103001604A publication Critical patent/CN103001604A/en
Application granted granted Critical
Publication of CN103001604B publication Critical patent/CN103001604B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Landscapes

  • Filters That Use Time-Delay Elements (AREA)
  • Logic Circuits (AREA)

Abstract

The invention discloses a kind of integrated filter system based on FPAA and FPGA technology, be made up of FPGA module and FPAA filtration module.FPGA module mainly completes the various frequencies needed for digital filter design and FPAA module; FPAA filter is mainly used to settling signal modulate circuit.The present invention realizes digital filtering function by the different controller IP kernel of design in FPGA inside, by realizing the analog filtering of all kinds and different rank to the combination of FPAA different filtering CAB block, real time contrast is carried out to digital filtering and analog filtering effect, realizes the double-smoothing function of analog filtering and digital filtering.The present invention makes full use of FPGA technology in the advantage of Digital Signal Processing and FPAA technology in the advantage of analog, realizes digital filtering and the research of analog filtering treatment effect.The present invention has the features such as upgrading is efficient and convenient, design of filter abundant species.

Description

A kind of integrated filter system based on FPAA and FPGA technology
Technical field
The present invention relates to design of filter and Application of integrated circuit, belong to signal transacting field.
Background technology
Along with the arrival in microsensor epoch, more and more important to the efficient process of transducer small-signal, to aobvious even more important of the extraction of useful signal in microsignal modulate circuit.Current filter circuit is mainly divided into two analoglike filtering and digital filterings, analog filtering mainly discrete component and in integrated scale circuits built, the design of this circuit requires more to the professional knowledge of designer, requires higher, debug more difficult simultaneously to the working experience of design; First signal will be carried out analog-to-digital conversion by digital filtering, the many useful informations of so inevitable loss, and digital filtering requires higher to algorithm simultaneously, and then this operational capability to controller requires higher; The appearance of FPAA technology well solves the problems referred to above.Describe a kind of program-controlled filtering device in Chinese patent 201020685324.0, in this patent, can be realized by functional switch that low pass, high pass, band are logical, band resistance four kinds of filters, but the switching of its filter not of the same race is dumb.
Summary of the invention
For the technical problem of above-mentioned existence, the invention provides a kind of can flexible design, verify the integrated filter system of various digital filter and analog filter.This integrated filter system makes full use of FPGA feature able to programme, on the basis that peripheral circuit is constant, carries out different programmings to chip internal circuits, realizes the processing capacity of every digital signal.In conjunction with FPAA technology on-line reconfiguration technology, when not power-off, the parameter of circuit and structure are switched, make circuit flexibly, scope of design is more extensive.
Technical scheme of the present invention is: a kind of integrated filter system based on FPAA and FPGA technology, comprises FPGA unit and FPAA filter unit.FPGA unit comprises FPGA module, download module, memory module, input equipment and output equipment, for controlling whole circuit by controller IP kernel, and provides frequency division to the various clock frequency of FPAA module to complete variety classes filter; FPAA filter unit comprises FPAA filter module, signal pre-processing module and signal post-processing module, for realizing the different performance of analog filter, and realizes other conventional analog circuit functions.
As a further improvement on the present invention, FPGA unit utilizes it to realize various digital circuit at the programmable features of Digital Signal Processing, comprises frequency divider, controller IP, digital filter algorithm.
As a further improvement on the present invention, FPAA filter unit, under the condition not changing peripheral hardware circuit, realizes dissimilar, different types of filter circuit.
As a further improvement on the present invention, digital integrated circuit and analog integrated circuit be combined with each other by the described integrated filter system based on FPAA and FPGA technology.
As a further improvement on the present invention, reserve some interfaces in FPGA unit and FPAA filter unit, for user, the circuit of chip internal is upgraded.
Compared with prior art, the present invention has following advantage and beneficial effect.
1, the design's structure is simple, humanization designing, fast can design the working method of filter, filtering kind according to the demand of user, to realize FIR, IIR, pulse shaping, Bath irrigate that assorted, Chebyshev I class, Chebyshev II class, Bezier and the self-designed all kinds of low pass of client, high pass, band are logical, the various filter function of band resistance.
2, the present invention's design both can design digital filter, also can design simulation filter, and also can design the filter that both combine, this is well for filter researcher provides design of filter, verification platform simultaneously.
3, the present invention takes full advantage of FPGA and FPAA restructural feature, and circuit can be upgraded to circuit on the basis not changing existing hardware circuit.This has market prospects widely in research and development experimental debugging and colleges and universities' experimental system
4, the present invention tightly follows electronics development trend.Electronics develops towards FPMA future development, the domestic research to FPAA technology is simultaneously fewer, and this platform has extremely important meaning to the popularization at home of FPAA technology.
Accompanying drawing explanation
Fig. 1 is the overall structure block diagram of the integrated filter system that the present invention is based on FPAA and FPGA technology;
Fig. 2 is power module schematic diagram;
Fig. 3 is FPGA unit schematic diagram;
Fig. 4 is FPAA filter unit schematic diagram;
Fig. 5 is the overall flow figure of the integrated filter system that the present invention is based on FPAA and FPGA technology.
In figure: 1, FPGA unit; 2, FPAA filter unit.
Embodiment
Below in conjunction with accompanying drawing, the present invention is explained in further detail.
In the present invention, FPGA module can design the digital filters such as conventional FIR, IIR, pulse shaping filter; Simultaneously FPAA module can design that low pass, high pass, band are logical, band resistance four class Bath irrigates assorted, Chebyshev I class, Chebyshev II class, Bezier and the self-designed various filter filtering function of client, can cut-off frequency and gain amplifier be accurately set, be applicable to the filtering system of the signal of below amplitude 5v.The parameters of filter mainly carries out arranging accordingly and can realizing according to the demand of designer.
Technical scheme of the present invention is: as shown in Fig. 1, and native system mainly contains two parts composition, FPGA unit and FPAA filter unit.Wherein FPGA unit comprises download circuit, memory circuit, input through keyboard circuit, LCD display circuit, this unit realizes whole control circui mainly through the design of controller IP kernel, designs frequency division module to the various clock frequency of FPAA module to complete variety classes filter simultaneously; FPAA filter unit, mainly be made up of FPAA minimum system, it mainly realizes the design of different performance analog filter, simultaneously this module also can realize other conventional analog circuit functional realiey and carries out filtering to the signal of tape handling, it also can realize other conditioning functions simultaneously, and Fig. 4 is FPAA filter unit schematic diagram.
The relevant initialize routines such as the controller IP kernel set in FPGA module loading memory module EPSC1 in Fig. 3 and frequency-division filter, and interface, the then corresponding set-up mode of liquid crystal tip are welcome in LCD liquid crystal display, and user carries out corresponding operating according to prompting.Enter digital filter, analog filter or compound filter optimum configurations interface by button, in compound filter, the mentality of designing of two kinds of filters once, is described in detail below to two class filters.In Fig. 3, pin 9,25,38,49,50,54,55,65,73,78,85,93,100,111,124,140,153,154,156,158,159,167,174,177,184,186,104 ground connection; Pin 51,53,66,79,155,157,178,190 meets 1.2V; Pin 7,29,42,62,71,83,91,98,109,122,136,148,166,172,183,194,202 meets 3.3V.
Digital filter setting up procedure: digital filter is mainly by conventional filter module, leave filter Common Parameters interface, as exponent number, kind, type etc., user selects parameters according to the demand of oneself, then according to user select the program module that designed of parameter call to realize, user's filtering requirements.
Analog filter setting up procedure: enter frequency division according to liquid crystal tip button and arrange, this arranges the frequency values of active crystal oscillator and frequency division numerical value that comprise FPGA application, when controller IP kernel internal processes Automatically invoked Color seperation grating function after designing real-time calculate FPGA frequency division after supply the frequency values of FPAA module and be presented on LCD.Next interface is the setting of the various parameters to analog filter, enters the parameter that next interface prompt is arranged after having designed rear confirmation above, again determines the parameter of the every filter required for lower user.After OK button is pressed, system is just by parameter being configured FPAA module of controller IP kernel according to setting.Whole like this hardware simulation filter circuit configuration completes.
Reserved many interfaces in FPGA module and FPAA module, user according to the needs of oneself, can upgrade to the circuit of chip internal and then realizes other difference in functionalitys.
Be described for AN221E04 with EP2C5Q208, FPAA with FPGA below, the selection gist demand of chip is revised accordingly.
Any system works all be unable to do without power supply, Fig. 2 gives the various potential circuits needed for native system, native system is mainly applied to 1.2V, 3.3V and 5V tri-kinds of voltages, and FPGA adopts 1.2V EP2C5Q208, FPGA storage chip of powering to adopt the power 5V power supply chip AN221E04 of EPCS1, FPAA chip selection Anadigm company of 3.3V to be that example carries out detailed explanation.
In Fig. 3, FPGA module is loaded into the relevant initialize routine such as controller IP kernel, frequency divider, LCD display set in memory module EPSC1, and interface is welcome in LCD liquid crystal display, then the corresponding set-up mode of liquid crystal tip, user carries out corresponding operating according to prompting.Enter digital filter, analog filter or compound filter optimum configurations interface by button, the whole installation flow chart of filter as shown in Figure 5, is described in detail to two class filters below.
After entering digital filter setting up procedure, entering second interface according to button prompting is arrange the classification of digital filter, mainly contains FIR, IIR, pulse shaping three major types, simultaneously to kind and the isoparametric setting of exponent number of filter.Digital filter design parameter design interface is entered after confirmation.According to the filter parameter that second contact surface is selected, to the passband width of filter, cut-off frequency, pass band damping degree, the isoparametric setting of stopband attenuation, the input of this component values is completed by 4*4 keyboard.4th interface is gathered arranging above, and display confirms the parameters of filter further, calls internal algorithm configuration related circuit, complete the design of digital filter after confirmation.
After entering analog filter setting up procedure, enter second interface according to liquid crystal tip button and frequency division setting is carried out to frequency, this arranges the frequency values of active crystal oscillator and frequency division numerical value that comprise FPGA application, when controller IP kernel internal processes Automatically invoked Color seperation grating function after designing real-time calculate FPGA frequency division after supply the frequency values of FPAA module and be presented on LCD with for reference.
After FPAA set of frequency is good, next FPAA circuit is arranged.LCD the 3rd interface is the setting to filter parameters, and this interface comprises the kind of filter, the type of filter, filter order, the yield value of signal, the quantity of input signal, the secondary frequency division value of input clock, the setting of filter Fc value.Parameters prompting circle is entered after confirming according to prompting.
4th interface mainly shows the parameter arranged above, reaffirms the parameter of the every filter required for lower user.After OK button is pressed, the basic blocks of CAB block number to circuit that single-chip microcomputer is used according to the exponent number of selective filter and other functions is configured, and is then configured according to different parameters each capacitance to the CAB block selected.This configuration can realize the design to circuit under the prerequisite of not power-off, makes user can to design and to verify the filter circuit of oneself efficiently.

Claims (1)

1. the integrated filter system based on FPAA and FPGA technology, comprise FPGA unit (1) and FPAA filter unit (2), it is characterized in that: described FPGA unit (1) comprises FPGA module, download module, memory module, input equipment and output equipment, for controlling whole circuit by controller IP kernel, and provide frequency division to the various clock frequency of FPAA module to complete variety classes filter; Described FPAA filter unit (2) comprises FPAA filter module, signal pre-processing module and signal post-processing module, for realizing the different performance of analog filter; Described FPGA unit (1) utilizes it to realize various digital circuit at the programmable features of Digital Signal Processing, comprises frequency divider, controller IP, digital filter algorithm; Described FPAA filter unit (2), under the condition not changing peripheral hardware circuit, realizes dissimilar, different types of filter circuit; Digital integrated circuit and analog integrated circuit be combined with each other by described integrated filter system; Reserve some interfaces in described FPGA unit (1) and FPAA filter unit (2), for user, the circuit of chip internal is upgraded.
CN201210509377.0A 2012-12-04 2012-12-04 A kind of integrated filter system based on FPAA and FPGA technology Active CN103001604B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201210509377.0A CN103001604B (en) 2012-12-04 2012-12-04 A kind of integrated filter system based on FPAA and FPGA technology

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201210509377.0A CN103001604B (en) 2012-12-04 2012-12-04 A kind of integrated filter system based on FPAA and FPGA technology

Publications (2)

Publication Number Publication Date
CN103001604A CN103001604A (en) 2013-03-27
CN103001604B true CN103001604B (en) 2015-10-28

Family

ID=47929819

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201210509377.0A Active CN103001604B (en) 2012-12-04 2012-12-04 A kind of integrated filter system based on FPAA and FPGA technology

Country Status (1)

Country Link
CN (1) CN103001604B (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN109739199B (en) * 2019-01-17 2021-02-19 玖龙纸业(太仓)有限公司 Automatic change control system filter equipment and automatic control system

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5008940A (en) * 1988-02-16 1991-04-16 Integrated Circuit Technologies Ltd. Method and apparatus for analyzing and reconstructing an analog signal
JP2000357940A (en) * 1999-06-15 2000-12-26 Nec Corp Circuit and method for transmission digital filter
JP2002246912A (en) * 2001-02-20 2002-08-30 Nec Microsystems Ltd Digital signal processing device
CN201298058Y (en) * 2008-10-30 2009-08-26 武汉大学 High integration density programmed filter analysis device based on field programmable gate array (FPGA)

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5008940A (en) * 1988-02-16 1991-04-16 Integrated Circuit Technologies Ltd. Method and apparatus for analyzing and reconstructing an analog signal
JP2000357940A (en) * 1999-06-15 2000-12-26 Nec Corp Circuit and method for transmission digital filter
JP2002246912A (en) * 2001-02-20 2002-08-30 Nec Microsystems Ltd Digital signal processing device
CN201298058Y (en) * 2008-10-30 2009-08-26 武汉大学 High integration density programmed filter analysis device based on field programmable gate array (FPGA)

Also Published As

Publication number Publication date
CN103001604A (en) 2013-03-27

Similar Documents

Publication Publication Date Title
CN201298058Y (en) High integration density programmed filter analysis device based on field programmable gate array (FPGA)
CN104459518A (en) Function automation testing system and testing method based on SoPC chip
CN101893684B (en) BIST general basic test module based on system on chip SOC and test system thereof and test method applying same
CN106233212B (en) Intelligent function unit and programmable logic controller system
CN103001604B (en) A kind of integrated filter system based on FPAA and FPGA technology
CN100557532C (en) A kind of quick control prototype system
CN105157974A (en) High pressure bulk flow cartridge inserted valve test system based on LabVIEW and realization method
CN104167789A (en) Method and system for setting charging current in USB data transmission of mobile terminal
CN101334651A (en) Programable controller and its channel selection method
CN204462781U (en) A kind of PLC Collaborative Control device based on EP1C6
CN103001603B (en) A kind of program control filtering system applying FPAA technology
CN110727213B (en) Multisource signal acquisition card
CN110596457A (en) Digital frequency sweeping system and method
CN102750214A (en) Method for testing and programming by using device application interface
CN108932125B (en) Control method of programmable logic controller
CN105373038A (en) Programmable analog input module
CN107979355A (en) A kind of FIR filter and its filtering method
CN104932354A (en) Intelligent trolley graphical programming method based on ARM Cortex-M series single-chip microcomputer platform
CN109672427A (en) A kind of digital filtering method, system and relevant device
CN109560688B (en) Frequency converter keyboard universal processing method
CN208062866U (en) The charging circuit and device of bluetooth headset
CN204406849U (en) A kind of modular electronic designed teaching experimental box
CN205028279U (en) Version number configured circuit
CN208705882U (en) A kind of novel quartz flexibility acceleration sensor data collecting card
CN205880029U (en) Trigger interconnected circuit and oscilloscope

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
TR01 Transfer of patent right

Effective date of registration: 20201223

Address after: Building 7, no.8-2, Dutou street, Daitou Town, Liyang City, Changzhou City, Jiangsu Province

Patentee after: Liyang Chang Technology Transfer Center Co.,Ltd.

Address before: Gehu Lake Road Wujin District 213164 Jiangsu city of Changzhou province No. 1

Patentee before: CHANGZHOU University

TR01 Transfer of patent right