CN102971754B - 用于神经处理器中的可替代突触权重存储的方法和系统 - Google Patents

用于神经处理器中的可替代突触权重存储的方法和系统 Download PDF

Info

Publication number
CN102971754B
CN102971754B CN201180033657.2A CN201180033657A CN102971754B CN 102971754 B CN102971754 B CN 102971754B CN 201180033657 A CN201180033657 A CN 201180033657A CN 102971754 B CN102971754 B CN 102971754B
Authority
CN
China
Prior art keywords
processor chip
removable memory
weight
neuron
neuron processor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201180033657.2A
Other languages
English (en)
Chinese (zh)
Other versions
CN102971754A (zh
Inventor
V·阿帕林
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Qualcomm Inc
Original Assignee
Qualcomm Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Qualcomm Inc filed Critical Qualcomm Inc
Publication of CN102971754A publication Critical patent/CN102971754A/zh
Application granted granted Critical
Publication of CN102971754B publication Critical patent/CN102971754B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06N—COMPUTING ARRANGEMENTS BASED ON SPECIFIC COMPUTATIONAL MODELS
    • G06N3/00—Computing arrangements based on biological models
    • G06N3/02—Neural networks
    • G06N3/06—Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons
    • G06N3/063—Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons using electronic means

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Health & Medical Sciences (AREA)
  • Life Sciences & Earth Sciences (AREA)
  • Biomedical Technology (AREA)
  • Biophysics (AREA)
  • Theoretical Computer Science (AREA)
  • Evolutionary Computation (AREA)
  • General Engineering & Computer Science (AREA)
  • Data Mining & Analysis (AREA)
  • Artificial Intelligence (AREA)
  • General Health & Medical Sciences (AREA)
  • Molecular Biology (AREA)
  • Computing Systems (AREA)
  • Computational Linguistics (AREA)
  • General Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Software Systems (AREA)
  • Neurology (AREA)
  • Semiconductor Memories (AREA)
  • Memory System (AREA)
CN201180033657.2A 2010-07-07 2011-07-07 用于神经处理器中的可替代突触权重存储的方法和系统 Active CN102971754B (zh)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US12/831,484 2010-07-07
US12/831,484 US8676734B2 (en) 2010-07-07 2010-07-07 Methods and systems for replaceable synaptic weight storage in neuro-processors
PCT/US2011/043254 WO2012006468A1 (en) 2010-07-07 2011-07-07 Methods and systems for replaceable synaptic weight storage in neuro-processors

Publications (2)

Publication Number Publication Date
CN102971754A CN102971754A (zh) 2013-03-13
CN102971754B true CN102971754B (zh) 2016-06-22

Family

ID=44584777

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201180033657.2A Active CN102971754B (zh) 2010-07-07 2011-07-07 用于神经处理器中的可替代突触权重存储的方法和系统

Country Status (6)

Country Link
US (1) US8676734B2 (https=)
EP (1) EP2591449A1 (https=)
JP (3) JP2013534017A (https=)
KR (1) KR101466251B1 (https=)
CN (1) CN102971754B (https=)
WO (1) WO2012006468A1 (https=)

Families Citing this family (42)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8977583B2 (en) * 2012-03-29 2015-03-10 International Business Machines Corporation Synaptic, dendritic, somatic, and axonal plasticity in a network of neural cores using a plastic multi-stage crossbar switching
WO2014130120A2 (en) * 2012-12-03 2014-08-28 Hrl Laboratories, Llc Generating messages from the firing of pre-synaptic neurons
US10339041B2 (en) * 2013-10-11 2019-07-02 Qualcomm Incorporated Shared memory architecture for a neural simulator
CN104809501B (zh) * 2014-01-24 2018-05-01 清华大学 一种基于类脑协处理器的计算机系统
CN104809498B (zh) * 2014-01-24 2018-02-13 清华大学 一种基于神经形态电路的类脑协处理器
US20150324691A1 (en) * 2014-05-07 2015-11-12 Seagate Technology Llc Neural network connections using nonvolatile memory devices
EP3035249B1 (en) * 2014-12-19 2019-11-27 Intel Corporation Method and apparatus for distributed and cooperative computation in artificial neural networks
WO2016187500A1 (en) 2015-05-21 2016-11-24 Cory Merkel Method and apparatus for training memristive learning systems
US11226840B2 (en) 2015-10-08 2022-01-18 Shanghai Zhaoxin Semiconductor Co., Ltd. Neural network unit that interrupts processing core upon condition
US11029949B2 (en) 2015-10-08 2021-06-08 Shanghai Zhaoxin Semiconductor Co., Ltd. Neural network unit
US11216720B2 (en) 2015-10-08 2022-01-04 Shanghai Zhaoxin Semiconductor Co., Ltd. Neural network unit that manages power consumption based on memory accesses per period
US10725934B2 (en) 2015-10-08 2020-07-28 Shanghai Zhaoxin Semiconductor Co., Ltd. Processor with selective data storage (of accelerator) operable as either victim cache data storage or accelerator memory and having victim cache tags in lower level cache wherein evicted cache line is stored in said data storage when said data storage is in a first mode and said cache line is stored in system memory rather then said data store when said data storage is in a second mode
US10664751B2 (en) * 2016-12-01 2020-05-26 Via Alliance Semiconductor Co., Ltd. Processor with memory array operable as either cache memory or neural network unit memory
US11221872B2 (en) 2015-10-08 2022-01-11 Shanghai Zhaoxin Semiconductor Co., Ltd. Neural network unit that interrupts processing core upon condition
WO2017162129A1 (zh) * 2016-03-21 2017-09-28 成都海存艾匹科技有限公司 含有三维存储阵列的集成神经处理器
US11270193B2 (en) 2016-09-30 2022-03-08 International Business Machines Corporation Scalable stream synaptic supercomputer for extreme throughput neural networks
US10489702B2 (en) * 2016-10-14 2019-11-26 Intel Corporation Hybrid compression scheme for efficient storage of synaptic weights in hardware neuromorphic cores
CN108073982B (zh) * 2016-11-18 2020-01-03 上海磁宇信息科技有限公司 类脑计算系统
US10423876B2 (en) 2016-12-01 2019-09-24 Via Alliance Semiconductor Co., Ltd. Processor with memory array operable as either victim cache or neural network unit memory
US11580373B2 (en) * 2017-01-20 2023-02-14 International Business Machines Corporation System, method and article of manufacture for synchronization-free transmittal of neuron values in a hardware artificial neural networks
US11238334B2 (en) 2017-04-04 2022-02-01 Hailo Technologies Ltd. System and method of input alignment for efficient vector operations in an artificial neural network
US10387298B2 (en) 2017-04-04 2019-08-20 Hailo Technologies Ltd Artificial neural network incorporating emphasis and focus techniques
US12430543B2 (en) 2017-04-04 2025-09-30 Hailo Technologies Ltd. Structured sparsity guided training in an artificial neural network
US11544545B2 (en) 2017-04-04 2023-01-03 Hailo Technologies Ltd. Structured activation based sparsity in an artificial neural network
US11615297B2 (en) 2017-04-04 2023-03-28 Hailo Technologies Ltd. Structured weight based sparsity in an artificial neural network compiler
US11551028B2 (en) 2017-04-04 2023-01-10 Hailo Technologies Ltd. Structured weight based sparsity in an artificial neural network
US10197971B1 (en) 2017-08-02 2019-02-05 International Business Machines Corporation Integrated optical circuit for holographic information processing
JP6914342B2 (ja) * 2017-09-07 2021-08-04 パナソニック株式会社 半導体記憶素子を用いたニューラルネットワーク演算回路
US11074499B2 (en) 2017-11-20 2021-07-27 International Business Machines Corporation Synaptic weight transfer between conductance pairs with polarity inversion for reducing fixed device asymmetries
WO2019141902A1 (en) * 2018-01-17 2019-07-25 Nokia Technologies Oy An apparatus, a method and a computer program for running a neural network
CN109886416A (zh) * 2019-02-01 2019-06-14 京微齐力(北京)科技有限公司 集成人工智能模块的系统芯片及机器学习方法
CN112684977B (zh) * 2019-10-18 2024-05-28 旺宏电子股份有限公司 存储器装置及其存储器内计算方法
KR102838205B1 (ko) 2019-10-21 2025-07-25 삼성전자주식회사 플래시 메모리 장치 및 플래시 메모리 셀들을 포함하는 컴퓨팅 장치
US11270759B2 (en) 2019-10-21 2022-03-08 Samsung Electronics Co., Ltd. Flash memory device and computing device including flash memory cells
KR102815725B1 (ko) 2019-10-28 2025-06-04 삼성전자주식회사 메모리 장치, 메모리 시스템 및 자율 주행 장치
US11264082B2 (en) 2019-10-28 2022-03-01 Samsung Electronics Co., Ltd. Memory device, memory system and autonomous driving apparatus
US11237894B1 (en) 2020-09-29 2022-02-01 Hailo Technologies Ltd. Layer control unit instruction addressing safety mechanism in an artificial neural network processor
US11263077B1 (en) 2020-09-29 2022-03-01 Hailo Technologies Ltd. Neural network intermediate results safety mechanism in an artificial neural network processor
US11811421B2 (en) 2020-09-29 2023-11-07 Hailo Technologies Ltd. Weights safety mechanism in an artificial neural network processor
US12248367B2 (en) 2020-09-29 2025-03-11 Hailo Technologies Ltd. Software defined redundant allocation safety mechanism in an artificial neural network processor
US11221929B1 (en) 2020-09-29 2022-01-11 Hailo Technologies Ltd. Data stream fault detection mechanism in an artificial neural network processor
CN115705301A (zh) * 2021-08-11 2023-02-17 华为技术有限公司 神经网络参数部署方法、ai集成芯片及其相关装置

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5299286A (en) * 1991-01-31 1994-03-29 Texas Instruments Incorporated Data processing system for implementing architecture of neural network subject to learning process
CN1826594A (zh) * 2003-06-26 2006-08-30 纽诺麦蒂克斯私人有限公司 具有学习和表达能力的神经网络
WO2009113993A1 (en) * 2008-03-14 2009-09-17 Hewlett-Packard Development Company, L.P. Neuromorphic circuit
US20090240642A1 (en) * 2005-06-28 2009-09-24 Neurosciences Research Foundation, Inc. Neural modeling and brain-based devices using special purpose processor

Family Cites Families (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5214743A (en) * 1989-10-25 1993-05-25 Hitachi, Ltd. Information processing apparatus
US5329611A (en) * 1990-05-22 1994-07-12 International Business Machines Corp. Scalable flow virtual learning neurocomputer
JPH04182769A (ja) * 1990-11-17 1992-06-30 Nissan Motor Co Ltd デジタル・ニューロプロセッサ
IT1244912B (it) * 1991-01-31 1994-09-13 Texas Instruments Italia Spa Sistema di apprendimento per rete neuronica di opportuna architettura fisicamente inseribile nel processo di apprendimento.
JPH04320223A (ja) * 1991-04-19 1992-11-11 Sharp Corp オートアイリス装置
JPH0561843A (ja) * 1991-05-15 1993-03-12 Wacom Co Ltd ニユーラルネツトワーク装置
JPH04346040A (ja) * 1991-05-23 1992-12-01 Minolta Camera Co Ltd 色彩計
JPH0561847A (ja) * 1991-09-02 1993-03-12 Toshiba Corp ニユーラルネツトワーク学習装置
US5278945A (en) * 1992-01-10 1994-01-11 American Neuralogical, Inc. Neural processor apparatus
KR960013367B1 (ko) * 1992-05-30 1996-10-04 정호선 프로그램이 가능한 다층 신경회로망
KR0178805B1 (ko) * 1992-08-27 1999-05-15 정호선 스스로 학습이 가능한 다층 신경회로망 및 학습 방법
JPH06250997A (ja) * 1993-03-01 1994-09-09 Toshiba Corp 神経回路網の高速学習装置
JPH07192073A (ja) * 1993-12-27 1995-07-28 Rohm Co Ltd プログラマブル・デバイス及びプログラマブル・デバイスを使用した装置
DE69430744T2 (de) * 1994-07-28 2003-01-30 International Business Machines Corp., Armonk Verbesserte Neuronalhalbleiterchipsarchitekturen und Neuronalnetzwerke darin
JPH1021209A (ja) * 1996-06-27 1998-01-23 Shimazu Yasumasa 汎用ディジタルニューラル計算機
JP2004295177A (ja) * 2003-03-25 2004-10-21 Seiko Epson Corp 電子機器のコントローラおよびプリンタコントローラ
JP2005098555A (ja) * 2003-09-22 2005-04-14 Denso Corp ニューラルネットワーク型空調装置
CN100576807C (zh) * 2004-08-20 2009-12-30 富士通株式会社 无线网络系统
JP2006085557A (ja) * 2004-09-17 2006-03-30 Toshiba Corp メモリ管理装置及びデータ処理装置
US7904398B1 (en) * 2005-10-26 2011-03-08 Dominic John Repici Artificial synapse component using multiple distinct learning means with distinct predetermined learning acquisition times
US20070288410A1 (en) * 2006-06-12 2007-12-13 Benjamin Tomkins System and method of using genetic programming and neural network technologies to enhance spectral data
JP4842742B2 (ja) * 2006-09-05 2011-12-21 富士通株式会社 ソフトウェア管理プログラム、ソフトウェア管理方法およびソフトウェア管理装置
US7814038B1 (en) * 2007-12-06 2010-10-12 Dominic John Repici Feedback-tolerant method and device producing weight-adjustment factors for pre-synaptic neurons in artificial neural networks

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5299286A (en) * 1991-01-31 1994-03-29 Texas Instruments Incorporated Data processing system for implementing architecture of neural network subject to learning process
CN1826594A (zh) * 2003-06-26 2006-08-30 纽诺麦蒂克斯私人有限公司 具有学习和表达能力的神经网络
US20090240642A1 (en) * 2005-06-28 2009-09-24 Neurosciences Research Foundation, Inc. Neural modeling and brain-based devices using special purpose processor
WO2009113993A1 (en) * 2008-03-14 2009-09-17 Hewlett-Packard Development Company, L.P. Neuromorphic circuit

Also Published As

Publication number Publication date
KR20130036323A (ko) 2013-04-11
US8676734B2 (en) 2014-03-18
JP2018014114A (ja) 2018-01-25
WO2012006468A1 (en) 2012-01-12
KR101466251B1 (ko) 2014-11-27
EP2591449A1 (en) 2013-05-15
JP2013534017A (ja) 2013-08-29
CN102971754A (zh) 2013-03-13
JP2015167019A (ja) 2015-09-24
US20120011087A1 (en) 2012-01-12

Similar Documents

Publication Publication Date Title
CN102971754B (zh) 用于神经处理器中的可替代突触权重存储的方法和系统
TWI705444B (zh) 運算記憶體之架構
US11361216B2 (en) Neural network circuits having non-volatile synapse arrays
EP2776988B1 (en) Method and apparatus for using memory in probabilistic manner to store synaptic weights of neural network
CN111656371B (zh) 具有非易失性突触阵列的神经网络电路
US20200202207A1 (en) Neural network computation circuit including non-volatile semiconductor memory element
CN103282919B (zh) 强化学习的电子突触
US20190102170A1 (en) Techniques for current-sensing circuit design for compute-in-memory
EP3680907A1 (en) Neural network arithmetic circuit using non-volatile semiconductor memory element
JP7157893B2 (ja) エッジデバイス上で機械学習演算を実施するためのプログラマブル回路
US10698754B2 (en) Digital backed flash refresh
WO2022132539A1 (en) Memory configuration to support deep learning accelerator in an integrated circuit device
US20210278980A1 (en) Artificial neural networks in memory
Pershin et al. Memcomputing: A computing paradigm to store and process information on the same physical platform
Yakopcic et al. Self‐biasing memristor crossbar used for string matching and ternary content‐addressable memory implementation
JP2023505178A (ja) 容量性処理ユニット
US11694065B2 (en) Spiking neural unit
CN110619907A (zh) 一种突触电路、突触阵列及基于突触电路的数据处理方法
KR102856729B1 (ko) 메모리 디바이스의 비동기식 프로세스 토폴로지
Lei et al. Set/reset reference and parasitic matching scheme to speed up PCM read operation
Abdallah et al. Emerging Memory Devices for Neuromorphic Systems

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant