CN102841856B - 将数据写入数据处理系统内的系统存储器的方法和系统 - Google Patents

将数据写入数据处理系统内的系统存储器的方法和系统 Download PDF

Info

Publication number
CN102841856B
CN102841856B CN201210188567.7A CN201210188567A CN102841856B CN 102841856 B CN102841856 B CN 102841856B CN 201210188567 A CN201210188567 A CN 201210188567A CN 102841856 B CN102841856 B CN 102841856B
Authority
CN
China
Prior art keywords
cache lines
cache
stored
tracking
instruction
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN201210188567.7A
Other languages
English (en)
Chinese (zh)
Other versions
CN102841856A (zh
Inventor
B·C·格雷森
W·T·钱戈瓦柴
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NXP USA Inc
Original Assignee
Freescale Semiconductor Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Freescale Semiconductor Inc filed Critical Freescale Semiconductor Inc
Publication of CN102841856A publication Critical patent/CN102841856A/zh
Application granted granted Critical
Publication of CN102841856B publication Critical patent/CN102841856B/zh
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0804—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches with main memory updating

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
CN201210188567.7A 2011-06-10 2012-06-08 将数据写入数据处理系统内的系统存储器的方法和系统 Expired - Fee Related CN102841856B (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US13/157,549 2011-06-10
US13/157,549 US8543766B2 (en) 2011-06-10 2011-06-10 Writing data to system memory in a data processing system in which cache line states are tracked

Publications (2)

Publication Number Publication Date
CN102841856A CN102841856A (zh) 2012-12-26
CN102841856B true CN102841856B (zh) 2017-05-03

Family

ID=47294153

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201210188567.7A Expired - Fee Related CN102841856B (zh) 2011-06-10 2012-06-08 将数据写入数据处理系统内的系统存储器的方法和系统

Country Status (3)

Country Link
US (1) US8543766B2 (https=)
JP (1) JP6008362B2 (https=)
CN (1) CN102841856B (https=)

Families Citing this family (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2013065150A (ja) * 2011-09-16 2013-04-11 Toshiba Corp キャッシュメモリ装置、プロセッサ、および情報処理装置
US8839025B2 (en) * 2011-09-30 2014-09-16 Oracle International Corporation Systems and methods for retiring and unretiring cache lines
US20130205089A1 (en) * 2012-02-08 2013-08-08 Mediatek Singapore Pte. Ltd. Cache Device and Methods Thereof
US8990507B2 (en) * 2012-06-13 2015-03-24 International Business Machines Corporation Storing data in a system memory for a subsequent cache flush
US9146846B2 (en) * 2012-09-14 2015-09-29 Advanced Micro Devices, Inc. Programmable physical address mapping for memory
KR20150138211A (ko) 2013-03-28 2015-12-09 휴렛-팩커드 디벨롭먼트 컴퍼니, 엘.피. 메모리 활성화 레이트의 조정
EP2992531B1 (en) 2013-04-30 2019-06-19 Hewlett-Packard Enterprise Development LP Memory access rate
US9552301B2 (en) * 2013-07-15 2017-01-24 Advanced Micro Devices, Inc. Method and apparatus related to cache memory
US10558569B2 (en) * 2013-10-31 2020-02-11 Hewlett Packard Enterprise Development Lp Cache controller for non-volatile memory
US9767041B2 (en) * 2015-05-26 2017-09-19 Intel Corporation Managing sectored cache
WO2017074416A1 (en) 2015-10-30 2017-05-04 Hewlett Packard Enterprise Development Lp Managing cache operations using epochs
USRE50518E1 (en) * 2016-03-24 2025-08-05 Samsung Electronics Co., Ltd. Method and device for controlling memory
KR102778454B1 (ko) * 2016-03-24 2025-03-11 삼성전자주식회사 메모리 제어 방법 및 장치
US10482033B2 (en) * 2016-03-24 2019-11-19 Samsung Electronics Co., Ltd Method and device for controlling memory
US9923562B1 (en) 2016-06-16 2018-03-20 Western Digital Technologies, Inc. Data storage device state detection on power loss
US11561906B2 (en) 2017-12-12 2023-01-24 Advanced Micro Devices, Inc. Rinsing cache lines from a common memory page to memory
US10713165B2 (en) * 2018-02-12 2020-07-14 Wisconsin Alumni Research Foundation Adaptive computer cache architecture
US11074188B2 (en) * 2019-02-18 2021-07-27 Intel Corporation Method and apparatus to efficiently track locations of dirty cache lines in a cache in a two-level main memory
WO2021103020A1 (zh) * 2019-11-29 2021-06-03 华为技术有限公司 缓存存储器和分配写操作的方法
CN114157621A (zh) * 2020-09-07 2022-03-08 华为技术有限公司 一种发送清除报文的方法及装置
US12380033B2 (en) * 2022-01-21 2025-08-05 Centaur Technology, Inc. Refreshing cache regions using a memory controller and multiple tables

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5895488A (en) * 1997-02-24 1999-04-20 Eccs, Inc. Cache flushing methods and apparatus
CN1425154A (zh) * 1999-12-30 2003-06-18 英特尔公司 高速缓冲存储器线清洗微结构执行方法和系统

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0520195A (ja) * 1991-07-16 1993-01-29 Matsushita Electric Ind Co Ltd キヤツシユメモリ制御装置
US5542066A (en) * 1993-12-23 1996-07-30 International Business Machines Corporation Destaging modified data blocks from cache memory
JPH08115169A (ja) * 1994-10-14 1996-05-07 Hitachi Ltd ディスク制御装置
US5860105A (en) * 1995-11-13 1999-01-12 National Semiconductor Corporation NDIRTY cache line lookahead
US6327643B1 (en) * 1998-09-30 2001-12-04 International Business Machines Corp. System and method for cache line replacement
JP2000187616A (ja) * 1998-12-22 2000-07-04 Nec Corp キャッシュラインをクリーンな状態に保つメモリシステム
GB2345987B (en) * 1999-01-19 2003-08-06 Advanced Risc Mach Ltd Memory control within data processing systems
US7069388B1 (en) * 2003-07-10 2006-06-27 Analog Devices, Inc. Cache memory data replacement strategy
ATE347731T1 (de) * 2004-10-04 2006-12-15 Research In Motion Ltd System und verfahren zum datensichern bei stromausfall
US8180968B2 (en) * 2007-03-28 2012-05-15 Oracle America, Inc. Reduction of cache flush time using a dirty line limiter
US8001331B2 (en) * 2008-04-17 2011-08-16 Arm Limited Efficiency of cache memory operations
US8060700B1 (en) * 2008-12-08 2011-11-15 Nvidia Corporation System, method and frame buffer logic for evicting dirty data from a cache using counters and data types
US8244984B1 (en) * 2008-12-08 2012-08-14 Nvidia Corporation System and method for cleaning dirty data in an intermediate cache using a data class dependent eviction policy

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5895488A (en) * 1997-02-24 1999-04-20 Eccs, Inc. Cache flushing methods and apparatus
CN1425154A (zh) * 1999-12-30 2003-06-18 英特尔公司 高速缓冲存储器线清洗微结构执行方法和系统

Also Published As

Publication number Publication date
US8543766B2 (en) 2013-09-24
JP6008362B2 (ja) 2016-10-19
JP2013004091A (ja) 2013-01-07
US20120317367A1 (en) 2012-12-13
CN102841856A (zh) 2012-12-26

Similar Documents

Publication Publication Date Title
CN102841856B (zh) 将数据写入数据处理系统内的系统存储器的方法和系统
CN113853593B (zh) 支持清空写入未命中条目的受害者高速缓存
US11550720B2 (en) Configurable cache coherency controller
CN110209601A (zh) 存储器接口
US6115804A (en) Non-uniform memory access (NUMA) data processing system that permits multiple caches to concurrently hold data in a recent state from which data can be sourced by shared intervention
US7917699B2 (en) Apparatus and method for controlling the exclusivity mode of a level-two cache
CN101593161B (zh) 确保微处理器的快取存储器层级数据一致性的装置与方法
JP5120850B2 (ja) ストリーム・レジスタを用いてスヌープ要求をフィルタする方法、装置及びコンピュータ・プログラム
US7305522B2 (en) Victim cache using direct intervention
CN101493796B (zh) 存储器内、页面内目录高速缓存一致性配置
CN104298622B (zh) 使用fifo的最近最少使用的高速缓存替代实现
US9311244B2 (en) Enforcing ordering of snoop transactions in an interconnect for an integrated circuit
US7305523B2 (en) Cache memory direct intervention
CN101918925B (zh) 用于处理器的高关联性高速缓存的第二次机会取代机制
CN110209610A (zh) 存储器接口
US6266743B1 (en) Method and system for providing an eviction protocol within a non-uniform memory access system
JP2008535093A5 (https=)
US11681617B2 (en) Cache victim selection based on completer determined cost in a data processing system
US8473686B2 (en) Computer cache system with stratified replacement
US7434007B2 (en) Management of cache memories in a data processing apparatus
US20200097407A1 (en) Producer/consumer data transfer within a data processing system having a cache
US11314645B1 (en) Cache stash relay
US6839806B2 (en) Cache system with a cache tag memory and a cache tag buffer
JP2000267935A (ja) キヤッシュメモリ装置
Ros et al. Direct coherence: Bringing together performance and scalability in shared-memory multiprocessors

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant
CP01 Change in the name or title of a patent holder

Address after: Texas in the United States

Patentee after: NXP America Co Ltd

Address before: Texas in the United States

Patentee before: Fisical Semiconductor Inc.

CP01 Change in the name or title of a patent holder
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20170503

Termination date: 20190608

CF01 Termination of patent right due to non-payment of annual fee