CN102799479A - Mainboard with multifunctional basic input output system (BIOS) and test method thereof - Google Patents
Mainboard with multifunctional basic input output system (BIOS) and test method thereof Download PDFInfo
- Publication number
- CN102799479A CN102799479A CN2011101380396A CN201110138039A CN102799479A CN 102799479 A CN102799479 A CN 102799479A CN 2011101380396 A CN2011101380396 A CN 2011101380396A CN 201110138039 A CN201110138039 A CN 201110138039A CN 102799479 A CN102799479 A CN 102799479A
- Authority
- CN
- China
- Prior art keywords
- bios
- pin
- mainboard
- gpio interface
- functional
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Abstract
The invention discloses a mainboard with a multifunctional basic input output system (BIOS). The mainboard also comprises a general purpose input output (GPIO) interface, a jumper wire and a power supply, wherein the multifunctional BIOS is connected with the GPIO interface, and comprises the program code of a test version BIOS and the program code of a delivery version BIOS; the multifunctional BIOS selects to execute the program code of the test version BIOS or the program code of the delivery version BIOS according to the state bit of the GPIO; and the jumper wire comprises three pins, wherein the first pin is connected with the power supply, the second pin is connected with the GPIO interface, and the third pin is grounded. The invention also provides a test method for the mainboard with the multifunctional BIOS. By the test method, the function of the test version BIOS can be realized when the mainboard with the multifunctional BIOS is tested, and the function of the shipment version BIOS can be realized after the delivery of the mainboard.
Description
Technical field
The present invention relates to a kind of mainboard and method of testing thereof with multi-functional BIOS.
Background technology
In the test process of some mainboards, the client tends to cause testing process to carry out normally to the specific (special) requirements of shipment version BIOS.For example, the customer requirement burning has the computing machine of shipment version BIOS to get in the operating system of client's independent research, then tests the operating system that computer-chronograph just can't enter into test usefulness.In this case; Factory prepares the BIOS burning document of two versions usually at present; First off-line burning beta version BIOS on mainboard, burning shipment version BIOS again again before mainboard test finishing back shipment, or tool using changes beta version BIOS into shipment version BIOS.But this several method all needs BIOS developer to safeguard the BIOS of two kinds of versions, increases development effort and cost.In addition, in testing process, also need the increase program revise bios version, this all has certain negative effect to testing process management and control and test duration.
Summary of the invention
In view of above content, be necessary to provide a kind of mainboard with multi-functional BIOS, this multi-functional BIOS can realize the function of beta version BIOS when mainboard is tested, can also after the mainboard shipment, realize the function of shipment version BIOS.
Also be necessary to provide a kind of method of testing of multi-functional BIOS mainboard, can make this multi-functional BIOS when mainboard is tested, realize the function of beta version BIOS, after the mainboard shipment, realize the function of shipment version BIOS.
A kind of mainboard with multi-functional BIOS; This mainboard also comprises GPIO interface, wire jumper and power supply; Wherein: said multi-functional BIOS is connected with said GPIO interface; Comprise the program code of beta version BIOS and the program code of shipment version BIOS, said multi-functional BIOS selects to carry out the program code of beta version BIOS or the program code of shipment version BIOS according to the mode bit of this GPIO; Said wire jumper comprises three Pin pin, and a Pin pin links to each other with said power supply, and the 2nd Pin pin links to each other with said GPIO interface, the 3rd Pin pin ground connection.
A kind of method of testing of multi-functional BIOS mainboard may further comprise the steps: read step: when the computer starting of this mainboard was installed, said multi-functional BIOS read the level information of this GPIO interface, thereby obtained the mode bit of this GPIO; Select step: multi-functional BIOS selects to carry out the function of beta version BIOS or the function of shipment version BIOS according to the mode bit of this GPIO.
Compared to prior art, the present invention has mainboard and the method for testing thereof of multi-functional BIOS, can make this multi-functional BIOS when mainboard is tested, realize the function of beta version BIOS, after the mainboard shipment, realizes the function of shipment version BIOS.
Description of drawings
Fig. 1 is the Organization Chart that the present invention has the mainboard preferred embodiment of multi-functional BIOS.
Fig. 2 is that the program code of multi-functional BIOS is realized synoptic diagram.
Fig. 3 is the process flow diagram of the method for testing preferred embodiment of the multi-functional BIOS mainboard of the present invention.
The main element symbol description
| Mainboard | 1 |
| Multi-functional BIOS | 2 |
| The GPIO interface | 3 |
| Wire jumper | 4 |
| |
5 |
| |
6 |
| The |
100、200、300 |
Following embodiment will combine above-mentioned accompanying drawing to further specify the present invention.
Embodiment
Consulting shown in Figure 1ly, is the Organization Chart that the present invention has mainboard 1 preferred embodiment of multi-functional BIOS.This mainboard 1 comprises multi-functional BIOS (Basic Input Output System, Basic Input or Output System (BIOS)) 2, GPIO (General Purpose Input Output, general I/O) interface 3 and wire jumper 4.
Said multi-functional BIOS 2 is one group of ROM (read-only memory) (Read-only Memory that are cured on the mainboard 1; ROM) program on, it is in store to be equipped with that most important basic input/output routine, system are provided with information, startup self-detection program and system's self-triggered program etc. in the computing machine of mainboard 1.That it provides the bottom for this computing machine and the most directly hardware setting and control.In the present embodiment; Newly-increased one section computer program in this multi-functional BIOS 2; This section computer program possibly be divided into one or more software modules; Be used for when mainboard 1 is tested, making multi-functional BIOS 2 to realize the function of beta version BIOS, after mainboard 1 shipment, make multi-functional BIOS 2 realize the function of shipment version BIOS.
Said beta version BIOS is meant generally speaking, the BIOS of burning when mainboard 1 test.Through this beta version BIOS, can make the computing machine that mainboard 1 is installed get into the required environment of test, in the operating system like test usefulness.
Said shipment version BIOS is meant according to client's the specific (special) requirements BIOS in mainboard 1 burning.Mainboard 1 shipment after this shipment version of burning BIOS.Through this shipment version BIOS, can make the computing machine that mainboard 1 is installed get into the environment of customer requirement, in the operating system like client's independent research.
The program code difference of this beta version BIOS and shipment version BIOS is little; Generally be some boot sequences parameter is set and to the difference of the use-pattern of some hardware resources; Require SATA (the Serial Advanced Technology Attachment among the BIOS when for example testing; Serial Advanced Technology Attachment) pattern is set to IDE (Integrated Drive Electronics; Ide) pattern, and the SATA pattern among the BIOS that shipment requires is set to RAID (Redundant Array of Independent Disk, raid-array) pattern.
Comprise the program code of beta version BIOS and the program code of shipment version BIOS among the multi-functional BIOS 2, wherein the same program code section of beta version BIOS and shipment version BIOS can be shared.Select to carry out different programs code section among beta version BIOS and the shipment version BIOS through case statements such as IF statements among the multi-functional BIOS 2.
As shown in Figure 2, be that the program code of multi-functional BIOS 2 is realized synoptic diagram.In the program code of multi-functional BIOS 2, the global variable of a Boolean type can be set earlier, and the program code part of selecting to carry out beta version BIOS according to the value of this global variable is set, or the program code part of shipment version BIOS.For example; When this global variable is " TRUE "; Can carry out beta version bios program code part, thereby make multi-functional BIOS 2 realize the function of beta version BIOS, when this global variable is " FALSE "; Can carry out shipment version bios program code part, thereby make multi-functional BIOS 2 realize the function of shipment version BIOS.
Consult shown in Figure 1ly again, multi-functional BIOS 2 can come to be this global variable assignment through the value that reads said GPIO interface 3 mode bits, thereby selects to realize the function of beta version BIOS, still realizes the function of shipment version BIOS.
GPIO interface 3 can be positioned at the South Bridge chip group of mainboard 1.GPIO interface 3 is connected with wire jumper 4 through resistance 6, and this wire jumper 4 comprises 3 Pin pin, is respectively Pin pin 100, Pin pin 200 and Pin pin 300, and wherein Pin pin 100 is connected to power supply 5, and Pin pin 200 connects GPIO interface 3,300 ground connection of Pin pin.Between Pin pin 200 and GPIO interface 3, also be connected with resistance 6, this resistance 6 is used for preventing that GPIO interface 3 from burning in power up.In other embodiments, the resistance 6 between GPIO interface 3 and the Pin pin 200 can not wanted yet.
When making Pin pin 100 with 200 short circuits of Pin pin through the jumping cap, GPIO interface 3 will be a high level owing to connecting power supply 5, and when making Pin pin 200 with 300 short circuits of Pin pin through the jumping cap, GPIO interface 3 will be a low level owing to ground connection.Multi-functional BIOS 2 can obtain the mode bit of GPIO interface 3 through reading GPIO interface 3 residing level informations, and this level information is one of high level or low level.For example, the mode bit of GPIO interface 3 is that 1 expression GPIO interface 3 is in high level, and the mode bit of GPIO interface 3 is that 0 expression GPIO interface 3 is in low level.
The two states position that multi-functional BIOS 2 can be provided with GPIO interface 3 respectively with the corresponding relation of the function of the function of beta version BIOS and shipment version BIOS.For example, when the mode bit that reads GPIO interface 3 as multi-functional BIOS 2 is 1, will select to carry out beta version bios program code part.When the mode bit that reads GPIO interface 3 as multi-functional BIOS 2 is 0, will select to carry out shipment version bios program code part.Therefore when needs are tested mainboard 1, can make Pin pin 100 and 200 short circuits of Pin pin through jumping cap, the mode bit that makes GPIO interface 3 is 1, and multi-functional BIOS 2 selects to carry out beta version bios program code part, thereby realizes the function of beta version BIOS.When test finishes when needing shipment to mainboard 1, can make Pin pin 200 and 300 short circuits of Pin pin through jumping cap, the mode bit of GPIO interface 3 is 0, multi-functional BIOS 2 selects to carry out shipment version bios program code parts, thereby realizes the function of shipment version BIOS.
Consulting shown in Figure 3ly, is the process flow diagram of the method for testing preferred embodiment of the multi-functional BIOS mainboard of the present invention.
The two states position that GPIO interface 3 is set in multi-functional BIOS 2 earlier respectively with the corresponding relation of the function of the function of beta version BIOS and shipment version BIOS.
Step S01 is connected with Pin pin 200 at GPIO interface 3, and Pin pin 100 is connected with power supply 5; After Pin pin 300 ground connection; When the computer starting of mainboard 1 was installed, multi-functional BIOS 2 read the level information of GPIO interface 3, thereby obtained the mode bit of GPIO interface 3.When Pin pin 100 and 200 short circuits of Pin pin, GPIO interface 3 is a high level owing to connecting power supply 5, and the mode bit of GPIO interface 3 is first numerical value (as 1) at this moment.When Pin pin 200 and 300 short circuits of Pin pin, GPIO interface 3 is owing to ground connection is low level, and the mode bit of GPIO interface 3 is second value (as 0) at this moment.
Step S02, multi-functional BIOS 2 selects to realize the function of beta version BIOS or the function of shipment version BIOS according to the mode bit of this GPIO interface 3.
Above embodiment is only unrestricted in order to technical scheme of the present invention to be described; Although the present invention is specified with reference to preferred embodiment; Those of ordinary skill in the art is to be understood that; Can make amendment or be equal to replacement technical scheme of the present invention, and not break away from the spirit and the scope of technical scheme of the present invention.
Claims (9)
1. the mainboard with multi-functional BIOS is characterized in that, this mainboard also comprises GPIO interface, wire jumper and power supply, wherein:
Said multi-functional BIOS is connected with said GPIO interface; Comprise the program code of beta version BIOS and the program code of shipment version BIOS, said multi-functional BIOS selects to carry out the program code of beta version BIOS or the program code of shipment version BIOS according to the mode bit of this GPIO;
Said wire jumper comprises three Pin pin, and a Pin pin links to each other with said power supply, and the 2nd Pin pin links to each other with said GPIO interface, the 3rd Pin pin ground connection.
2. the mainboard with multi-functional BIOS as claimed in claim 1 is characterized in that, also is connected with resistance between said the 2nd Pin pin and the GPIO interface.
3. according to claim 1 or claim 2 the mainboard with multi-functional BIOS is characterized in that when the 2nd a Pin pin and a Pin pin short circuit, the GPIO interface is a high level, and this moment, the mode bit of GPIO interface was first numerical value; When the 2nd Pin pin and the 3rd Pin pin short circuit, the GPIO interface is a low level, and this moment, the mode bit of GPIO interface was a second value.
4. the mainboard with multi-functional BIOS as claimed in claim 3 is characterized in that, said first numerical value is 1, and second value is 0.
5. the method for testing of mainboard described in the claim 1 is characterized in that this method may further comprise the steps:
Read step: when the computer starting of this mainboard was installed, said multi-functional BIOS read the level information of this GPIO interface, thereby obtained the mode bit of this GPIO;
Select step: multi-functional BIOS selects to carry out the function of beta version BIOS or the function of shipment version BIOS according to the mode bit of this GPIO.
6. mainboard method of testing as claimed in claim 5 is characterized in that, this method comprises also that before read step first is provided with step: the corresponding relation of function of function and shipment version BIOS that mode bit and the beta version BIOS of GPIO interface are set.
7. mainboard method of testing as claimed in claim 5 is characterized in that, this method comprises that also second is provided with step:
The 2nd a Pin pin and a Pin pin short circuit are set, make that the GPIO interface is a high level, this moment, the mode bit of GPIO interface was first numerical value; Or
The 2nd Pin pin and the 3rd Pin pin short circuit are set, make that the GPIO interface is a low level, this moment, the mode bit of GPIO interface was a second value.
8. mainboard method of testing as claimed in claim 7 is characterized in that, said selection step comprises:
If the mode bit of GPIO interface is first numerical value, then select to carry out the function of beta version BIOS; Or
If the mode bit of GPIO interface is a second value, then select to carry out the function of shipment version BIOS.
9. mainboard method of testing as claimed in claim 8 is characterized in that, said first numerical value is 1, and second value is 0.
Priority Applications (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2011101380396A CN102799479A (en) | 2011-05-26 | 2011-05-26 | Mainboard with multifunctional basic input output system (BIOS) and test method thereof |
| TW100118783A TW201248169A (en) | 2011-05-26 | 2011-05-30 | Motherboard with a multi-function BIOS and testing method |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2011101380396A CN102799479A (en) | 2011-05-26 | 2011-05-26 | Mainboard with multifunctional basic input output system (BIOS) and test method thereof |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN102799479A true CN102799479A (en) | 2012-11-28 |
Family
ID=47198594
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN2011101380396A Pending CN102799479A (en) | 2011-05-26 | 2011-05-26 | Mainboard with multifunctional basic input output system (BIOS) and test method thereof |
Country Status (2)
| Country | Link |
|---|---|
| CN (1) | CN102799479A (en) |
| TW (1) | TW201248169A (en) |
Cited By (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN107818032A (en) * | 2017-10-24 | 2018-03-20 | 郑州云海信息技术有限公司 | A kind of mainboard, information Method of printing, system, device and storage medium |
| CN108959169A (en) * | 2018-06-26 | 2018-12-07 | 郑州云海信息技术有限公司 | A kind of list mainboard multi version program adaptation method, system, device and storage medium |
| CN110162436A (en) * | 2019-04-25 | 2019-08-23 | 深圳市同泰怡信息技术有限公司 | A kind of normal mode and diagnostic mode switching method of BIOS POST |
| CN111858212A (en) * | 2020-07-14 | 2020-10-30 | 深圳市同泰怡信息技术有限公司 | Mainboard test method, device, storage medium and equipment based on UEFI SHELL interface |
| CN111983437A (en) * | 2020-08-25 | 2020-11-24 | 深圳市旗开电子有限公司 | 5G module product GPIO port test circuit and test method |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US8775691B1 (en) * | 2012-12-18 | 2014-07-08 | International Business Machines Corporation | Detecting firmware version for an input/output adapter |
Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1619504A (en) * | 2003-11-20 | 2005-05-25 | 联想(北京)有限公司 | Method of masking system hardware and system function |
| CN1904830A (en) * | 2005-07-29 | 2007-01-31 | 联想(北京)有限公司 | Method for automatically controlling on and off of infrared transmission module |
| CN1904829A (en) * | 2005-07-29 | 2007-01-31 | 联想(北京)有限公司 | Method and system for implementing multi-mode controlling mode switching |
| US20090089571A1 (en) * | 2007-09-27 | 2009-04-02 | Hong Fu Jin Precision Industry (Shenzhen) Co., Ltd | Motherboard and start-up method thereof |
| CN101458648A (en) * | 2007-12-12 | 2009-06-17 | 鸿富锦精密工业（深圳）有限公司 | Double-BIOS circuit |
-
2011
- 2011-05-26 CN CN2011101380396A patent/CN102799479A/en active Pending
- 2011-05-30 TW TW100118783A patent/TW201248169A/en unknown
Patent Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1619504A (en) * | 2003-11-20 | 2005-05-25 | 联想(北京)有限公司 | Method of masking system hardware and system function |
| CN1904830A (en) * | 2005-07-29 | 2007-01-31 | 联想(北京)有限公司 | Method for automatically controlling on and off of infrared transmission module |
| CN1904829A (en) * | 2005-07-29 | 2007-01-31 | 联想(北京)有限公司 | Method and system for implementing multi-mode controlling mode switching |
| US20090089571A1 (en) * | 2007-09-27 | 2009-04-02 | Hong Fu Jin Precision Industry (Shenzhen) Co., Ltd | Motherboard and start-up method thereof |
| CN101458648A (en) * | 2007-12-12 | 2009-06-17 | 鸿富锦精密工业（深圳）有限公司 | Double-BIOS circuit |
Cited By (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN107818032A (en) * | 2017-10-24 | 2018-03-20 | 郑州云海信息技术有限公司 | A kind of mainboard, information Method of printing, system, device and storage medium |
| CN108959169A (en) * | 2018-06-26 | 2018-12-07 | 郑州云海信息技术有限公司 | A kind of list mainboard multi version program adaptation method, system, device and storage medium |
| WO2020000957A1 (en) * | 2018-06-26 | 2020-01-02 | 郑州云海信息技术有限公司 | Single mainboard multi-version program adaptation method, system, and device, and storage medium |
| CN110162436A (en) * | 2019-04-25 | 2019-08-23 | 深圳市同泰怡信息技术有限公司 | A kind of normal mode and diagnostic mode switching method of BIOS POST |
| CN111858212A (en) * | 2020-07-14 | 2020-10-30 | 深圳市同泰怡信息技术有限公司 | Mainboard test method, device, storage medium and equipment based on UEFI SHELL interface |
| CN111983437A (en) * | 2020-08-25 | 2020-11-24 | 深圳市旗开电子有限公司 | 5G module product GPIO port test circuit and test method |
| CN111983437B (en) * | 2020-08-25 | 2023-09-08 | 深圳市旗开电子有限公司 | 5G module product GPIO port test circuit and test method |
Also Published As
| Publication number | Publication date |
|---|---|
| TW201248169A (en) | 2012-12-01 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN110634530A (en) | Chip testing system and method | |
| CN102799479A (en) | Mainboard with multifunctional basic input output system (BIOS) and test method thereof | |
| US7293204B2 (en) | Computer peripheral connecting interface system configuration debugging method and system | |
| US20120297178A1 (en) | Configuration mode switching system and method | |
| CN105404525A (en) | System and method for managing multiple bios default configurations | |
| US11922101B2 (en) | Integrated circuits as a service | |
| CN102160035A (en) | Preloading applications onto memory at least partially during boot up | |
| CN101017457A (en) | Automatically testing method of computer software | |
| CN109426613B (en) | Method for retrieving debugging data in UEFI and computer system thereof | |
| CN105930186B (en) | The method for loading software of multi -CPU and software loading apparatus based on multi -CPU | |
| CN102479121A (en) | Method for realizing and testing redundant array of independent disks (RAID) | |
| CN100585554C (en) | System and method for control registers accessed via private operations | |
| CN112068852A (en) | Method, system, equipment and medium for installing open source software based on domestic server | |
| CN116166525A (en) | Method and device for generating test script | |
| CN109117299B (en) | Error detecting device and method for server | |
| CN113377586A (en) | Automatic server detection method and device and storage medium | |
| CN110134598B (en) | Batch processing method, device and system | |
| CN108334313A (en) | Continuous integrating method, apparatus and code management system for large-scale SOC research and development | |
| CN114489743A (en) | Program programming and loading operation method of on-chip programmable system | |
| US20070169117A1 (en) | Firmware loading device | |
| CN102455919A (en) | Automatic optimization setting method for basic input output system(BIOS) | |
| CN111221701A (en) | Chip and circuit logic reconfiguration system thereof | |
| CN100517251C (en) | Test system and method | |
| JP2022522444A (en) | Memory control system with sequence processing unit | |
| CN113791942B (en) | Method and device for automatically distributing test tasks |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C02 | Deemed withdrawal of patent application after publication (patent law 2001) | ||
| WD01 | Invention patent application deemed withdrawn after publication |
Application publication date: 20121128 |