CN102749855B - Image data transmission controller for gigabit network interface - Google Patents
Image data transmission controller for gigabit network interface Download PDFInfo
- Publication number
- CN102749855B CN102749855B CN201110098395.XA CN201110098395A CN102749855B CN 102749855 B CN102749855 B CN 102749855B CN 201110098395 A CN201110098395 A CN 201110098395A CN 102749855 B CN102749855 B CN 102749855B
- Authority
- CN
- China
- Prior art keywords
- controller
- fifo
- image data
- data transmission
- module
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Abstract
The invention discloses an image data transmission controller for a gigabit network interface, belonging to the technical field of medical devices. The image data transmission controller is composed of an image feature generating module suitable for gigabit network transmission and a first in first out controller module, and a transmission system is composed of two controller modules and a first in first out module. The image data transmission controller is technically characterized in that the image feature generating module is used for generating frame synchronization, line synchronization and clock signals of an image; the first in first out module is used for caching output data of a former-level storage device and facilitating gigabit network transmission; and a first in first out controller is used for generating a write enable signal of the first in first out module and a read signal of the former-level storage device. The image data transmission controller has the advantage that the first in first out controller is used for judging whether a read or write signal is generated or not through adopting a write full mark and a read full mark, and therefore, good stability and expandability are achieved.
Description
Technical field
The invention belongs to technical field of medical instruments.
Background technology
The design is DR system for the digital X ray image system of many camera lenses, does not also have at home like product to occur.Its detailed background technology is as follows: in DR system, gathered view data being read out from storer, and by kilomega network, send to PC and hold, to facilitate processing and the X-ray of upper layer software (applications) to show, is a part indispensable in image transmitting.The image data transmission for Medical Devices is in the market mainly by single-chip microcomputer or the chip of tape operation system, by loading program thereon, be responsible for extraction and the transmission of image, but the controller in the design is to take fpga chip as basis, mode by hardware with its faster speed realize, domestic also do not have a similar design.
Summary of the invention:
The object of the present invention is to provide a kind of image data extraction and transmit control device that is applicable to many camera lenses DR detector, requiring it is based on the realizing with hardware mode of FPGA, can guarantee that like this view data can meet the rate requirement of kilomega network transmission; Also need it to there is expansibility, can adapt to multiple memory carrier, as SDRAM, DDR SDRAM etc. simultaneously.
Accompanying drawing explanation:
Fig. 1 is structural representation of the present invention.
Fig. 2 is the process flow diagram that the present invention realizes.
Embodiment
In FPGA, designing three modules, is respectively kmnet_ctrl (1) module, fifo_ctrl (2) module, fifo (3) module.It acts on respectively:
Kmnet_ctrl (1): for synthetic image characteristic signal, comprise frame synchronization (frame), row synchronous (1ine) and clock (pix) signal, the value of these three signals can be according to the large freedom in minor affairs customization of needed image.
Fifo_ctrl (2): this is the read-write controller of fifo, for generation of read-write and the read signal to upper level memory storage SDRAM of fifo.
Fifo (3): this is the memory array of a first-in first-out, with the FPGA generation that develops software, its effect is image data memory to be taken out and deposited in self storer as the data in SDRAM put temporarily, while waiting pending data to transmit a signal to, has kilomega network port to send again.
Fig. 1 is the structural drawing of these three modules.
This controller of fifo_ctrl (2) that focuses on of the present invention.For its function is described, have the definition of several signals need to first do an explanation here:
Sdram_clk: upper level storer is the frequency of operation of SDRAM;
Kmnet_clk: kilomega network data transmission frequency;
The storage depth of Fifo_max:fifo;
User_wr_max: full scale will is write in user's definition;
User_rd_max: user defines sense data full scale will;
The data write signal of Fifo_wr_req:fifo;
The data reading signal of Sdram_rd_req:SDRAM.
User_rd_max+1=User_wr_max < fifo_max wherein.When the data in entering fifo are less than user_max, to continue sense data from SDRAM, until the data volume in fifo reaches user_max, now stop sense data from SDRAM, wait for that kilomega network data transmission starts, once kilomega network data transmission starts, start, sense data counter will increase progressively.When counter equals user_rd_max, user_rd_max will be reset, and the data in SDRAM will be written into fifo again like this, go round and begin again, until all data are able to end of transmission.
The advantage of this design is: reduced to greatest extent and be present in metastable state occurrence probability in different clocks system, increased the stability of system, its configurable read-write full scale will can facilitate user freely to define according to the needs of oneself, in addition because it is to realize on the basis of hardware, so can guarantee very high data transmission efficiency.
Its process flow diagram as shown in Figure 2.
Claims (1)
1. the image data transmission controller for kilomega network interface, it has comprised 3 modules, one is characteristics of image generation module kmnet_ctrl (1), another is control module fifo_ctrl (2), the 3rd is pushup storage module fifo (3), and its technical characterictic is: kmnet_ctrl (1) is for generating the frame synchronization of available kilomega network transmission, capable synchronous and clock signal; Fifo_ctrl (2) is used to fifo (3) to produce read signal and write signal, be used for for different clocks, provide correct read-write, so that data can be correct from gigabit network interface, send, inside in fifo_ctrl (2), with the negative edge of data significance bit, be used as counting clock signal, with this, calculate the number of data writing, sense data is used the frequency of kilomega network.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201110098395.XA CN102749855B (en) | 2011-04-20 | 2011-04-20 | Image data transmission controller for gigabit network interface |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201110098395.XA CN102749855B (en) | 2011-04-20 | 2011-04-20 | Image data transmission controller for gigabit network interface |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN102749855A CN102749855A (en) | 2012-10-24 |
| CN102749855B true CN102749855B (en) | 2014-05-07 |
Family
ID=47030139
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201110098395.XA Active CN102749855B (en) | 2011-04-20 | 2011-04-20 | Image data transmission controller for gigabit network interface |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN102749855B (en) |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1753492A (en) * | 2005-09-28 | 2006-03-29 | 中国科学院上海技术物理研究所 | The Optical Fiber Transmission of airborne charge coupled camera view data and method for sorting |
| CN101635844A (en) * | 2008-07-23 | 2010-01-27 | 比亚迪股份有限公司 | Image data transmission method and device |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2003152802A (en) * | 2001-11-12 | 2003-05-23 | Nec Access Technica Ltd | Data disassembling/assembling device with test function and data transfer system provided with the same |
-
2011
- 2011-04-20 CN CN201110098395.XA patent/CN102749855B/en active Active
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1753492A (en) * | 2005-09-28 | 2006-03-29 | 中国科学院上海技术物理研究所 | The Optical Fiber Transmission of airborne charge coupled camera view data and method for sorting |
| CN101635844A (en) * | 2008-07-23 | 2010-01-27 | 比亚迪股份有限公司 | Image data transmission method and device |
Non-Patent Citations (7)
| Title |
|---|
| JP特开2003-152802A 2003.05.23 |
| 刘杰.基于FPGA的视频图像传输的设计与实现.《中国优秀硕士学位论文全文数据库(电子期刊)信息科技辑2009年》.2009,(第6期), |
| 基于DSP和FPGA的高速数据采集处理系统;高迎慧等;《仪表技术与传感器》;20110228(第2期);第66-68页 * |
| 基于FPGA的视频图像传输的设计与实现;刘杰;《中国优秀硕士学位论文全文数据库(电子期刊)信息科技辑2009年》;20090630(第6期);第15-25页 * |
| 基于FPGA的高速图像数据传输与处理技术的研究;李克强;《中国优秀硕士学位论文全文数据库(电子期刊)信息科级辑2010年》;20100831(第8期);I140-477 * |
| 李克强.基于FPGA的高速图像数据传输与处理技术的研究.《中国优秀硕士学位论文全文数据库(电子期刊)信息科级辑2010年》.2010,(第8期), |
| 高迎慧等.基于DSP和FPGA的高速数据采集处理系统.《仪表技术与传感器》.2011,(第2期),第66-68页. |
Also Published As
| Publication number | Publication date |
|---|---|
| CN102749855A (en) | 2012-10-24 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN202453864U (en) | Large-capacity asynchronous first in first out (FIFO) buffer memory based on field programmable gate array (FPGA) and double data rate (DDR) 2 synchronous dynamic random access memory (SDRAM) | |
| CN109271335A (en) | A kind of FPGA implementation method of multi-channel data source DDR caching | |
| CN109313617A (en) | Load reduced non-volatile memory interface | |
| CN101692346B (en) | Memory data sampling device and sampling controller | |
| US10025732B2 (en) | Preserving deterministic early valid across a clock domain crossing | |
| CN102916914A (en) | Data receiving and processing system of analog front end | |
| CN206272746U (en) | A kind of digital video display interface module based on FPGA | |
| CN102880427A (en) | Field programmable gate array (FPGA)-based serial advanced technology attachment (SATA) master controller | |
| US8593902B2 (en) | Controller and access method for DDR PSRAM and operating method thereof | |
| CN104991880B (en) | A kind of FC AE ASM Communication Cards based on PCI E interfaces | |
| CN100517498C (en) | First in first out memory without read delay | |
| CN107329929B (en) | Data transmission system and data transmission method based on SoC FPGA | |
| CN110825344A (en) | Asynchronous data transmission method and structure | |
| CN101793557B (en) | Real-time data acquisition system and method of high-resolution imaging instrument | |
| CN101901278B (en) | High-speed data acquisition card and data acquisition method | |
| CN103246754A (en) | High-speed digital signal acquiring and storing system | |
| CN102749855B (en) | Image data transmission controller for gigabit network interface | |
| CN102789424A (en) | External extended DDR2 (Double Data Rate 2) read-write method on basis of FPGA (Field Programmable Gate Array) and external extended DDR2 particle storage on basis of FPGA | |
| CN103399839A (en) | Media peripheral interface, electronic device, and communication method | |
| CN201909847U (en) | Double-channel digital signal acquisition device on basis of VXI (VME <Virtual Machine Enviroment> bus Extension for Instrumentation) interface | |
| CN109062538A (en) | Annular first-in first-out buffer and data transmission interface, system, method | |
| US8751853B2 (en) | Quad-data rate controller and implementing method thereof | |
| CN203950033U (en) | The equipment of high-speed record radar return data | |
| CN117290265B (en) | Self-adaptive synchronous and asynchronous interface adjusting device, method and chip | |
| CN102331975B (en) | Method for storing multi-path high-speed short-blanking interval linear array CCD (charge-coupled device) image data |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| C56 | Change in the name or address of the patentee | ||
| CP01 | Change in the name or title of a patent holder |
Address after: 211112 Jiangning, Jiangsu Province, open source road, No. 168, No. Patentee after: NANJING PERLOVE MEDICAL EQUIPMENT CO., LTD. Address before: 211112 Jiangning, Jiangsu Province, open source road, No. 168, No. Patentee before: Nanjing Perlove Radial-video Equipment Co., Ltd. Address after: 211112 Jiangning, Jiangsu Province, open source road, No. 168, No. Patentee after: NANJING PERLOVE MEDICAL EQUIPMENT CO., LTD. Address before: 211112 Jiangning, Jiangsu Province, open source road, No. 168, No. Patentee before: Nanjing Perlove Radial-video Equipment Co., Ltd. |
|
| CP02 | Change in the address of a patent holder |
Address after: 211100 No.97 and 99, Wangxi Road, Jiangning District, Nanjing, Jiangsu Province Patentee after: NANJING PERLOVE MEDICAL EQUIPMENT Co.,Ltd. Address before: 211112 No. 168 Kaiyuan Road, Jiangning District, Jiangsu, Nanjing Patentee before: NANJING PERLOVE MEDICAL EQUIPMENT Co.,Ltd. |
|
| CP02 | Change in the address of a patent holder |