CN102681928B - Abnormal information output system of computer system - Google Patents
Abnormal information output system of computer system Download PDFInfo
- Publication number
- CN102681928B CN102681928B CN201210127357.7A CN201210127357A CN102681928B CN 102681928 B CN102681928 B CN 102681928B CN 201210127357 A CN201210127357 A CN 201210127357A CN 102681928 B CN102681928 B CN 102681928B
- Authority
- CN
- China
- Prior art keywords
- computer system
- module
- state information
- running state
- hardware device
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Landscapes
- Debugging And Monitoring (AREA)
Abstract
The invention provides an abnormal information output system of a computer system. The computer system at least comprises a plurality of hardware devices and sensors, wherein the sensors are used for detecting operation states of the hardware devices. The abnormal information output system comprises a latch module and a basic input/output system (BIOS) module, wherein the latch module is used for connecting the sensors and the hardware devices and latching operation state information of the hardware device which operates abnormally when the computer system is detected to operate abnormally; and the BIOS module is embedded in the computer system, connected with the latch module and used for analyzing the latched operation state information after normal operation of the computer system is recovered, so that corresponding abnormal information is output. According to the system, the problems that existing computer systems can not record reason information of chip faults and system faults due to the fact that system software can not operate normally or the system is halted suddenly are solved.
Description
Technical field
The present invention relates to computer realm, particularly relate to a kind of abnormal information output system of computer system.
Background technology
For the consideration to cost, baseboard management controller (BMC subsystem) is not set in more existing computer systems, but directly adopt the microprocessor in computer system to bear the management work originally born by BMC subsystem, such as, the running state information etc. such as the hardware in logger computer system and chip temperature.But, the prerequisite that this kind of employing microprocessor carrys out the mode of register system running state information is that microprocessor can normally run, and once some anomalous event occurs, such as, cpu chip temperature is too high etc., causes computer system normally to run, nature, those abnormal events information just cannot by microprocessor record, also just cannot there is abnormal reason by certainty annuity in testing staff, therefore need to improve such computer system.
Summary of the invention
The shortcoming of prior art in view of the above, the object of the present invention is to provide a kind of abnormal information output system of computer system, with the problem avoiding existing computer system to cause recording running state information because self cannot normally run.
For achieving the above object and other relevant objects, the invention provides a kind of abnormal information output system of computer system, wherein, described computer system at least comprises multiple hardware device and the sensor for detecting respectively this hardware device running status, described abnormal information output system comprises: latch module, connect respectively this sensor and hardware device, the running state information of hardware device when latching this operation exception during for described computer system operation exception being detected; BIOS module, is embedded in described computer system, and connects this latch module, for recovering the normal running state information run post analysis and latch when described computer system, to export corresponding abnormal information.
Preferably, described latch module comprises: acquiring unit, connects respectively this sensor and hardware device, for the running state information of each hardware device of Real-time Obtaining; Latch units, connects this acquiring unit, for detecting the operation exception of described computer system, and latches the running state information of described computer system when operation exception.
Preferably, described BIOS module comprises: reading unit, connects this latch module, after recovering normal operation when described computer system, read the running state information latched; Analytic unit, connects this reading unit, analyzes latched running state information for the running state information normally run based on the computer system of pre-stored, to export corresponding abnormal information.
Preferably, described latch module comprises: can the chip of latch level skip signal or digital circuit.
Preferably, described latch module comprises: PCA9535 chip.
Preferably, described hardware device comprises at least one in display module, IO chip, cpu chip, blower module, PCI module, memory modules, hard disk and optical disk drive module and power module.
As mentioned above, the abnormal information output system of computer system of the present invention, there is following beneficial effect: by latching the running state information of each hardware device during computer system operation exception, cannot normally to run because of system software to avoid existing computer system or system crashes suddenly and cause cannot the problem of memorization COMS clip fault and system failure cause information; And, by the analysis of the running state information to latched computer system, can determine that abnormal reason occurs computer system, thus the hardware of professional accurately and quickly in diagnosis computer system or the problem existing for chip can be helped; In addition, relative to the running state information adopting the subsystem of BMC to carry out logger computer system, the present invention is with low cost.
Accompanying drawing explanation
Fig. 1 is shown as the structural representation of the abnormal information output system of computer system of the present invention.
Fig. 2 is shown as the structural representation of the abnormal information output system of a kind of preferred computer system of the present invention.
Element numbers explanation
The abnormal information output system of 1 computer system
11 latch module
111 acquiring units
112 latch units
12 BIOS modules
121 reading units
122 analytic units
2 computer systems
21 hardware devices
22 sensors
Embodiment
Below by way of specific instantiation, embodiments of the present invention are described, those skilled in the art the content disclosed by this instructions can understand other advantages of the present invention and effect easily.The present invention can also be implemented or be applied by embodiments different in addition, and the every details in this instructions also can based on different viewpoints and application, carries out various modification or change not deviating under spirit of the present invention.
Fig. 1 is the structural representation of the abnormal information output system of a kind of computer system of the present invention.Described abnormal information output system 1 comprises: latch module 11, BIOS module 12.Wherein, described computer system 2 at least comprises: multiple hardware device 21 and the sensor 22 for detecting respectively this hardware device 21 running status.Preferably, described hardware device includes but not limited to: display module, IO chip, cpu chip, blower module, PCI module, memory modules, hard disk and optical disk drive module and power module etc.
Described latch module 11 connects respectively this sensor 22 and hardware device 21, the running state information of the hardware device 21 when latching this operation exception during for described computer system 2 operation exception being detected.
Particularly, as shown in Figure 2, described latch module 11 comprises: acquiring unit 111, latch units 112.
Described acquiring unit 111 connects respectively this sensing 22 and hardware device 21, for the running state information of each hardware device 21 of Real-time Obtaining.Wherein, described running state information comprises the status information of any hardware device 21 when can represent that described computer system 2 is run, such as, temperature, the output level of cpu chip pin pin, the output voltage of power module, the output level etc. of IO chip pin pin of the CPU of computer system 2.
The mode obtaining the running state information of the current operation of computer system 2 includes but not limited to: the sensor 22 of the running status of each hardware device 21 1) comprised by sensing computer system 2 provided; Such as, the temperature sensor sensing cpu chip temperature provides the temperature information of CPU; 2) hardware device 21 comprised by computer system 2 directly provides; Such as, the direct output terminal connecting the power module of computer system 2 of described acquiring unit 111 obtains the output voltage of power module.And for example, the direct pin pin connecting the IO chip of computer system 2 of described acquiring unit 111 obtains the output level etc. of the pin pin of IO chip.
It should be noted that, the mode of the running state information of acquisition computer system 2 described above only just lists, but not limitation of the present invention, in fact, the mode of the running state information of any acquisition computer system 2, all within the scope of the present invention.
Described latch units 112 connects this acquiring unit 111, for detecting the operation exception of described computer system 2, and latches the running state information of each hardware device 21 when operation exception.Wherein, described computer system 2 operation exception comprises the situation that any computer system 2 cannot normally be run, and preferably, includes but not limited to: computer system crashes, autoboot, computer system display blue screen etc.Preferably, described latch module 11 comprises any module that can latch the running state information of each hardware device 21 and sensor 22 output, more preferably, described latch module 11 comprise any can the chip of latch level skip signal or digital circuit, it includes but not limited to PCA9535 chip.
Particularly, the mode that described latch units 112 detects the operation exception of described computer system 2 includes but not limited to: whether the operation that the abnormal signal exported based on each hardware device 21 detects described computer system 2 is abnormal.Such as, the level skip signal that described latch units 112 exports based on the pin pin of obtained cpu chip judges that abnormal case etc. occurs described computer system 2.
The mode that described latch units 112 latches the running state information of described computer system 2 when operation exception includes but not limited to: the running state information 1) latching each hardware device of described computer system 2 when operation exception obtained.Such as, when based on the skip signal that the pin pin of cpu chip exports, described latch units 112 determines that described computer system 2 occurs abnormal, the running state information when running state information such as the output voltage that described latch units 112 determines temperature value that the temperature sensor of current obtained detecting temperature of CPU provides, power module provides are computer system 2 operation exception, latches obtained running state information thus.2) running state information of described hardware device is latched based on the abnormal signal of obtained hardware device.Such as, by low level to the level skip signal of high level, what described latch units 112 exported based on the pin pin of obtained IO chip judges that exception occurs described computer system 2, then high level signal current for the pin pin of this IO chip is latched as running state information during described computer system 2 operation exception by described latch units 112.
Described BIOS module 12 is embedded in described computer system 2, and connects this latch module 11, for recovering normally to run the running state information that post analysis latches when described computer system 2, to export corresponding abnormal information.
Preferably, as shown in Figure 2, described BIOS module 12 comprises: reading unit 121, analytic unit 122.
Described reading unit 121 connects described acquiring unit 111, for recover normal operation when described computer system 2 after, read the running state information latched.Such as, described reading unit 121 read in the normal process of self-test of computing machine latch the running state information etc. of each hardware device.
Described analytic unit 122 connects described reading unit 121, analyzes latched running state information, to determine abnormal information for the normal corresponding running state information based on pre-stored.Such as, the normal cpu temperature threshold value of the cpu temperature information of latch and pre-stored compares by described analytic unit 122 determines whether abnormal information is that cpu temperature is too high, and described abnormal information is recorded in the fault log of computer system 2, so that BIOS module exports described abnormal information the display module of computer system to.
In sum, the running state information of each hardware device when abnormal information output system of computer system of the present invention is by latching computer system operation exception, cannot normally to run because of system software to avoid existing computer system or system crashes suddenly and cause cannot the problem of memorization COMS clip fault and system failure cause information; And, by the analysis of the running state information to latched computer system, can determine that abnormal reason occurs computer system, thus the hardware of professional accurately and quickly in diagnosis computer system or the problem existing for chip can be helped; In addition, relative to the running state information adopting the subsystem of BMC to carry out logger computer system, the present invention is with low cost.So the present invention effectively overcomes various shortcoming of the prior art and tool high industrial utilization.
Above-described embodiment is illustrative principle of the present invention and effect thereof only, but not for limiting the present invention.Any person skilled in the art scholar all without prejudice under spirit of the present invention and category, can modify above-described embodiment or changes.Therefore, such as have in art usually know the knowledgeable do not depart from complete under disclosed spirit and technological thought all equivalence modify or change, must be contained by claim of the present invention.
Claims (4)
1. the abnormal information output system of a computer system, described computer system at least comprises multiple hardware device and the sensor for detecting respectively this hardware device running status, it is characterized in that, the abnormal information output system of described computer system at least comprises:
Latch module, connects respectively this sensor and hardware device, the running state information of hardware device when latching this operation exception during for described computer system operation exception being detected; Described latch module comprises:
Acquiring unit, connects respectively this sensor and hardware device, for the running state information of each hardware device of Real-time Obtaining;
Latch units, connects this acquiring unit, for detecting the operation exception of described computer system, and latches the running state information of described computer system when operation exception;
BIOS module, is embedded in described computer system, and connects this latch module, for recovering the normal running state information run post analysis and latch when described computer system, to export corresponding abnormal information; Described BIOS module comprises:
Reading unit, connects this latch module, after recovering normal operation when described computer system, read the running state information latched;
Analytic unit, connects this reading unit, analyzes latched running state information for the running state information normally run based on the computer system of pre-stored, to export corresponding abnormal information.
2. the abnormal information output system of computer system according to claim 1, is characterized in that: described latch module comprises: can the chip of latch level skip signal or digital circuit.
3. the abnormal information output system of computer system according to claim 2, is characterized in that: described latch module comprises: PCA9535 chip.
4. the abnormal information output system of computer system according to claim 1, is characterized in that: described hardware device comprises at least one in display module, IO chip, cpu chip, blower module, PCI module, memory modules, hard disk and optical disk drive module and power module.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201210127357.7A CN102681928B (en) | 2012-04-27 | 2012-04-27 | Abnormal information output system of computer system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201210127357.7A CN102681928B (en) | 2012-04-27 | 2012-04-27 | Abnormal information output system of computer system |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN102681928A CN102681928A (en) | 2012-09-19 |
| CN102681928B true CN102681928B (en) | 2015-03-04 |
Family
ID=46813893
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201210127357.7A Active CN102681928B (en) | 2012-04-27 | 2012-04-27 | Abnormal information output system of computer system |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN102681928B (en) |
Families Citing this family (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP2775742A1 (en) | 2013-03-05 | 2014-09-10 | Sandeep Mittal | A method to launch an application on a mobile device using short code |
| CN103645964B (en) * | 2013-11-22 | 2017-05-10 | 中国电子科技集团公司第三十二研究所 | Cache fault tolerance mechanism for embedded processor |
| CN109870463B (en) * | 2019-04-09 | 2020-01-14 | 深圳市阿赛姆电子有限公司 | Electronic chip fault detection device |
| CN110442388A (en) * | 2019-08-01 | 2019-11-12 | 上海原圈网络科技有限公司 | Intellectual computing device crash state is restarted automatically method |
| CN110488206B (en) * | 2019-08-13 | 2022-07-05 | 科华恒盛股份有限公司 | Fault monitoring system |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101328901A (en) * | 2008-07-25 | 2008-12-24 | 华为技术有限公司 | Apparatus and method for detecting fan fault |
| CN101609424A (en) * | 2008-06-18 | 2009-12-23 | 英业达股份有限公司 | System hardware monitoring and simulation testing module and method thereof |
| CN102023909A (en) * | 2009-09-09 | 2011-04-20 | 英业达股份有限公司 | Mainboard debugging system and externally-connected debugging board thereof |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2008134691A (en) * | 2006-11-27 | 2008-06-12 | Mitsubishi Electric Corp | Maintenance management system |
-
2012
- 2012-04-27 CN CN201210127357.7A patent/CN102681928B/en active Active
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101609424A (en) * | 2008-06-18 | 2009-12-23 | 英业达股份有限公司 | System hardware monitoring and simulation testing module and method thereof |
| CN101328901A (en) * | 2008-07-25 | 2008-12-24 | 华为技术有限公司 | Apparatus and method for detecting fan fault |
| CN102023909A (en) * | 2009-09-09 | 2011-04-20 | 英业达股份有限公司 | Mainboard debugging system and externally-connected debugging board thereof |
Also Published As
| Publication number | Publication date |
|---|---|
| CN102681928A (en) | 2012-09-19 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN109783262B (en) | Fault data processing method, device, server and computer readable storage medium | |
| CN102681928B (en) | Abnormal information output system of computer system | |
| US9778988B2 (en) | Power failure detection system and method | |
| US8615685B2 (en) | System and method for detecting errors occurring in computing device | |
| US8418005B2 (en) | Methods, apparatus and articles of manufacture to diagnose temperature-induced memory errors | |
| CN103500133A (en) | Fault locating method and device | |
| TWI632462B (en) | Switching device and method for detecting i2c bus | |
| US20140068350A1 (en) | Self-checking system and method using same | |
| RU2009108308A (en) | DEVICES, SYSTEMS AND METHODS CONCERNING PLC SYSTEM FAILURE | |
| CN101609424B (en) | System hardware monitoring and simulation testing module and method thereof | |
| CN2932488Y (en) | Fault detecting device | |
| US9158646B2 (en) | Abnormal information output system for a computer system | |
| US9542304B1 (en) | Automated operating system installation | |
| CN113832663B (en) | Control chip fault recording method and device and control chip fault reading method | |
| CN104320308A (en) | Method and device for detecting anomalies of server | |
| TW201333483A (en) | System and method for detecting voltage | |
| TW201423385A (en) | Test system and method for computer | |
| CN104750600B (en) | Equipment state recording method and system | |
| WO2022148324A1 (en) | I2c bus monitoring method, apparatus, and system, and storage medium | |
| CN102375775B (en) | Computer system unrecoverable error indication signal detection circuit | |
| WO2021056913A1 (en) | Fault locating method, apparatus and system based on i2c communication | |
| JP2014021577A (en) | Apparatus, system, method, and program for failure prediction | |
| US8793538B2 (en) | System error response | |
| US20210097016A1 (en) | Hdd detection system | |
| CN105260280A (en) | Method and device for detecting sensors in servers |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant |