CN102664039B - 内存读操作数据选通使能时机的配置方法 - Google Patents
内存读操作数据选通使能时机的配置方法 Download PDFInfo
- Publication number
- CN102664039B CN102664039B CN201210138811.9A CN201210138811A CN102664039B CN 102664039 B CN102664039 B CN 102664039B CN 201210138811 A CN201210138811 A CN 201210138811A CN 102664039 B CN102664039 B CN 102664039B
- Authority
- CN
- China
- Prior art keywords
- register
- value
- read gate
- read
- coarse adjustment
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Landscapes
- Executing Machine-Instructions (AREA)
Abstract
Description
Claims (2)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201210138811.9A CN102664039B (zh) | 2012-05-07 | 2012-05-07 | 内存读操作数据选通使能时机的配置方法 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201210138811.9A CN102664039B (zh) | 2012-05-07 | 2012-05-07 | 内存读操作数据选通使能时机的配置方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN102664039A CN102664039A (zh) | 2012-09-12 |
CN102664039B true CN102664039B (zh) | 2014-06-18 |
Family
ID=46773502
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201210138811.9A Active CN102664039B (zh) | 2012-05-07 | 2012-05-07 | 内存读操作数据选通使能时机的配置方法 |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN102664039B (zh) |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101446841A (zh) * | 2008-12-01 | 2009-06-03 | 炬才微电子(深圳)有限公司 | 确定存储器控制器时钟校准值的方法及系统 |
CN102034546A (zh) * | 2009-09-25 | 2011-04-27 | 英特尔公司 | 存储器链路初始化 |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7215584B2 (en) * | 2005-07-01 | 2007-05-08 | Lsi Logic Corporation | Method and/or apparatus for training DQS strobe gating |
JP2008067245A (ja) * | 2006-09-11 | 2008-03-21 | Sharp Corp | 位相調整回路 |
-
2012
- 2012-05-07 CN CN201210138811.9A patent/CN102664039B/zh active Active
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101446841A (zh) * | 2008-12-01 | 2009-06-03 | 炬才微电子(深圳)有限公司 | 确定存储器控制器时钟校准值的方法及系统 |
CN102034546A (zh) * | 2009-09-25 | 2011-04-27 | 英特尔公司 | 存储器链路初始化 |
Non-Patent Citations (3)
Title |
---|
DDR2 SDRAM控制器的设计与实现;赵天云等;《微电子学与计算机》;20050420;第22卷(第3期);第203-207页 * |
JP特开2008-67245A 2008.03.21 |
赵天云等.DDR2 SDRAM控制器的设计与实现.《微电子学与计算机》.2005,第22卷(第3期),第203-207页. |
Also Published As
Publication number | Publication date |
---|---|
CN102664039A (zh) | 2012-09-12 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US11953981B2 (en) | Memory module register access | |
CN102637155B (zh) | 通过训练加修正配置ddr3中数据选通信号延时的方法 | |
CN103744009B (zh) | 一种串行传输芯片测试方法、系统及集成芯片 | |
EP1356468B1 (en) | Method for programming memory controller in a high performance microprocessor | |
CN104981789B (zh) | 用于可变延时存储器操作的设备及方法 | |
EP3105761B1 (en) | Memory physical layer interface logic for generating dynamic random access memory (dram) commands with programmable delays | |
US7558908B2 (en) | Structure of sequencers that perform initial and periodic calibrations in a memory system | |
US9824056B2 (en) | Handshake signaling for interface clock management | |
CN104599227B (zh) | 用于高速ccd数据存储的ddr3仲裁控制器及方法 | |
CN108197045A (zh) | 接收差分数据选通信号的存储器控制器及存储器系统 | |
CN102446546B (zh) | 产生片内终结信号的电路和方法及使用它的半导体装置 | |
US8422319B2 (en) | System and method for gate training in a memory system | |
US9208836B1 (en) | Chip-to-chip signaling with improved bandwidth utilization | |
US7240255B2 (en) | Area efficient BIST system for memories | |
US20130339555A1 (en) | Parallel status polling of multiple memory devices | |
CN101527555A (zh) | 取样电路及取样方法 | |
CN102664039B (zh) | 内存读操作数据选通使能时机的配置方法 | |
CN106571156B (zh) | 一种高速读写ram的接口电路及方法 | |
US20140111255A1 (en) | Integrated circuit chip and system having the same | |
CN110265075A (zh) | 一种内存接口的控制方法和系统 | |
CN102693197B (zh) | 内存控制器读选通使能微调寄存器的最小单元计算方法 | |
US7230863B2 (en) | High access speed flash controller | |
US8687442B1 (en) | Delay matching across semiconductor devices using input/output pads | |
US9473140B2 (en) | Series arranged multiplexers specification support enablement circuit and method | |
Bhagwath et al. | SI Analysis of DDR Bus during Read/Write operation transitions |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
ASS | Succession or assignment of patent right |
Owner name: JIANGSU LONGXIN MENGLAN INFORMATION SECURITY TECHN Free format text: FORMER OWNER: JIANGSU ZHONGKE MENGLAN TECHNOLOGY CO., LTD. Effective date: 20150611 |
|
C41 | Transfer of patent application or patent right or utility model | ||
TR01 | Transfer of patent right |
Effective date of registration: 20150611 Address after: 215500 Jiangsu city of Suzhou province Changshou City Yushan Town Menglan Village Patentee after: JIANGSU LONGXIN MENGLAN INFORMATION SAFETY TECHNOLOGY CO., LTD. Address before: 215500 Jiangsu city of Suzhou province Changshou City Yushan Town Menglan Village Patentee before: Jiangsu Lemote Technology Corporation Limited |
|
CP03 | Change of name, title or address | ||
CP03 | Change of name, title or address |
Address after: 215500 Changshou City, Jiangsu Province, Dream Road, No., No. 8 Patentee after: Jiangsu Aerospace dragon dream Information Technology Co., Ltd. Address before: 215500 Jiangsu city of Suzhou province Changshou City Yushan Town Menglan Village Patentee before: JIANGSU LONGXIN MENGLAN INFORMATION SAFETY TECHNOLOGY CO., LTD. |