CN102651799B - Method for collecting image data - Google Patents
Method for collecting image data Download PDFInfo
- Publication number
- CN102651799B CN102651799B CN201110044660.6A CN201110044660A CN102651799B CN 102651799 B CN102651799 B CN 102651799B CN 201110044660 A CN201110044660 A CN 201110044660A CN 102651799 B CN102651799 B CN 102651799B
- Authority
- CN
- China
- Prior art keywords
- output interface
- capture device
- image capture
- data
- universal input
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 238000000034 method Methods 0.000 title claims abstract description 32
- 239000007787 solid Substances 0.000 claims abstract description 45
- 230000001360 synchronised effect Effects 0.000 claims abstract description 12
- 239000013078 crystal Substances 0.000 claims description 5
- 230000006870 function Effects 0.000 abstract description 5
- 238000004519 manufacturing process Methods 0.000 abstract description 4
- 238000013480 data collection Methods 0.000 abstract 1
- 230000005540 biological transmission Effects 0.000 description 12
- 238000010586 diagram Methods 0.000 description 4
- 230000002093 peripheral effect Effects 0.000 description 3
- 230000004224 protection Effects 0.000 description 2
- 230000000630 rising effect Effects 0.000 description 2
- 230000006399 behavior Effects 0.000 description 1
- 239000006249 magnetic particle Substances 0.000 description 1
Landscapes
- Controls And Circuits For Display Device (AREA)
- Image Processing (AREA)
Abstract
The invention discloses a method for collecting image data. The method comprises the steps that: A, a first general input and output interface and a second general input and output interface are used for respectively obtaining frame synchronization signals and line synchronization signals sent by image collecting equipment; B, when the line synchronization signals which are sent by the image collecting equipment and are obtained by the second general input and output interface are non-data collection validity periods, command sequence reading operation of a memory controller is started, and data reading clock signals synchronized with pixel clock signals of the image collecting equipment are generated; and C, the image data sent by the image collecting equipment is obtained according to the data reading clock signals. Under the condition that an image collecting controller is not arranged on a main control chip, the solid memory controller is used for obtaining the image data sent by the external image collecting equipment, and the complete image data collecting function is realized. Therefore, the method provided by the invention has the advantages that the manufacture cost of the main control chip can be reduced, and the function requirement of users on image collection is conveniently realized.
Description
Technical field
The present invention relates to chip controls field, in particular, relate to a kind of method of Solid State Storage Controller acquisition of image data.
Background technology
Along with the application of embedded product in multiple fields such as daily life, industry and security protections is more and more extensive, the demand of people's acquisition of image data is also in continuous increase.
At present, existing main control chip is core usually with processor, and be integrated with a lot of peripheral EM equipment module controller, wherein, peripheral EM equipment module controller comprises for the image controller of acquisition of image data, fingerprint head controller and display controller etc., and these controllers on main control chip so just can be utilized to control accordingly external equipment.Such as, main control chip can utilize image controller to control accordingly image capture device, to obtain the view data that image capture device collects.
Shown in Figure 1, shown in Fig. 1 is the existing method utilizing image controller acquisition of image data above main control chip, and the method comprises the following steps: step 101, image controller send work clock to image capture device; Step 102, image controller carry out initialization by the clock interface of twin wire universal serial bus and data signal interfaces to the hardware register of image capture device; Step 103, image controller obtain the pixel clock signal that image capture device sends; Step 104, image controller obtain frame synchronizing signal and the line synchronizing signal of image capture device transmission; Step 105, image controller obtain the view data that image capture device sends.
But, when designing and making main control chip, if increase image controller, then a very large difficult problem can be brought to technology, thus the corresponding cost improving designing and making; And the cost of each EM equipment module controller is very expensive, so set up the cost that image controller can increase again product input.
Therefore, how under main control chip does not set up the prerequisite of image controller, get the view data that image capture controller sends, become the problem needing most solution at present.
Summary of the invention
In view of this, purpose of design of the present invention is, provides a kind of method of Solid State Storage Controller acquisition of image data, can under the prerequisite of not setting up image controller, get the view data that image capture controller sends, thus reduce the cost of manufacture of main control chip.
The embodiment of the present invention is achieved in that
A method for acquisition of image data, comprising:
C, utilize the first universal input/output interface and the second universal input/output interface obtain respectively image capture device send frame synchronizing signal and line synchronizing signal, described first universal input/output interface and the second universal input/output interface obtain by two untapped signal pins of Solid State Storage Controller are multiplexing;
D, when described second universal input/output interface obtain described image capture device send line synchronizing signal be non-data gather the term of validity time, start the command sequence read operation of storage control, generate the read data clock signal synchronous with the pixel clock signal of described image capture device;
F, to obtain the view data that described image capture device sends according to described read data clock signal.
Preferably, in the method for above-mentioned acquisition of image data, after step F, also comprise:
G, judge whether described view data is last frame view data, if so, then terminates; Otherwise, return step C.
Preferably, in the method for above-mentioned acquisition of image data, before step C, also comprise:
A, the crystal oscillator of main control chip is utilized to send work clock to described image capture device.
Preferably, in the method for above-mentioned acquisition of image data, after step, and before step C, also comprise:
B, utilize the 3rd universal input/output interface and the 4th universal input/output interface to carry out initialization to the hardware register of described image capture device, described 3rd universal input/output interface and the 4th universal input/output interface get by two untapped signal pins of described Solid State Storage Controller are multiplexing.
Preferably, in the method for above-mentioned acquisition of image data, after step D, and before step F, also comprise:
E, adjust the sequential of described read data clock signal according to described line synchronizing signal.
Compared with prior art, the technical scheme that the embodiment of the present invention provides has the following advantages and feature:
In order to obtain the line synchronizing signal and frame synchronizing signal that image capture device sends, owing to there being multiple untapped signal pin above Solid State Storage Controller, so signal pin can be multiplexed with universal input/output interface to obtain frame synchronizing signal and the line synchronizing signal of image capture device transmission.And, the initial time of image capture device transmission line synchronizing signal is the reference data as the initial time sending pixel clock signal, when the line synchronizing signal that image capture device sends being detected, be equivalent to the time started of the pixel clock signal indirectly having got image capture device, by the operation of the command sequence of Solid State Storage Controller, Solid State Storage Controller can generate the read data clock signal synchronous with the pixel clock signal of image capture device automatically, thus indirectly obtains pixel clock signal.After getting frame synchronizing signal, line synchronizing signal and pixel clock signal, correct entire image data can be obtained.Main control chip does not have image controller, the view data that the present invention's image capture device that utilized Solid State Storage Controller to get sends, therefore, acquisition method provided by the invention can reduce the cost of manufacture of main control chip.
Accompanying drawing explanation
In order to be illustrated more clearly in the present invention or technical scheme of the prior art, be briefly described to the accompanying drawing used required in embodiment or description of the prior art below, apparently, accompanying drawing in the following describes is only some embodiments of the present invention, for those of ordinary skill in the art, under the prerequisite not paying creative work, other accompanying drawing can also be obtained according to these accompanying drawings.
Fig. 1 is the method flow diagram that existing employing image controller obtains view data;
Fig. 2 is the method flow diagram of Solid State Storage Controller acquisition of image data provided by the present invention;
Fig. 3 is the method flow diagram of another embodiment of Solid State Storage Controller acquisition of image data provided by the present invention;
Fig. 4 is the sequential adjustment relation schematic diagram of the read data clock signal of Solid State Storage Controller provided by the present invention.
Embodiment
Below in conjunction with the accompanying drawing in the embodiment of the present invention, be clearly and completely described the technical scheme in the embodiment of the present invention, obviously, described embodiment is only the present invention's part embodiment, instead of whole embodiments.Based on the embodiment in the present invention, those of ordinary skill in the art, not making the every other embodiment obtained under creative work prerequisite, belong to the scope of protection of the invention.
Embodiments provide a kind of method of acquisition of image data, comprise: C, utilize the first universal input/output interface and the second universal input/output interface obtain respectively image capture device send frame synchronizing signal and line synchronizing signal, described first universal input/output interface and the second universal input/output interface obtain by two untapped signal pins of Solid State Storage Controller are multiplexing; D, when described second universal input/output interface obtain described image capture device send line synchronizing signal be non-data gather the term of validity time, start the command sequence read operation of storage control, generate the read data clock signal synchronous with the pixel clock signal of described image capture device; F, to obtain the view data that described image capture device sends according to described read data clock signal.Because the specific implementation of the method for above-mentioned acquisition of image data exists various ways, be described in detail below by specific embodiment:
Shown in Figure 2, shown in Fig. 2 is a kind of method utilizing Solid State Storage Controller acquisition of image data, comprising:
Step 201, utilize the first universal input/output interface and the second universal input/output interface obtain respectively image capture device send frame synchronizing signal and line synchronizing signal, described first universal input/output interface and the second universal input/output interface obtain by two untapped signal pins of Solid State Storage Controller are multiplexing;
Step 202, when described second universal input/output interface obtain described image capture device send line synchronizing signal be non-data gather the term of validity time, start the command sequence read operation of storage control, generate the read data clock signal synchronous with the pixel clock signal of described image capture device;
Step 203, to obtain the view data that described image capture device sends according to described read data clock signal.
In the embodiment shown in Figure 2, in order to obtain the line synchronizing signal and frame synchronizing signal that image capture device sends, owing to there being multiple untapped signal pin above Solid State Storage Controller, so signal pin can be multiplexed with universal input/output interface to obtain frame synchronizing signal and the line synchronizing signal of image capture device transmission.And the time sent due to line synchronizing signal is identical with the initial time of pixel clock signal, so when the line synchronizing signal that image capture device sends being detected, is equivalent to indirectly get the pixel clock signal of image capture device.After getting frame synchronizing signal, line synchronizing signal and pixel clock signal, correct entire image data can be obtained.Main control chip does not have image controller, the view data that the present invention's image capture device that utilized Solid State Storage Controller to get sends, therefore, acquisition method provided by the invention can reduce the cost of manufacture of main control chip.
In step 201, because a frame image data is divided into large number of rows to transmit according to the size of ranks pixel by image capture device, so the data on image line data are all transmitted in units of a line.Obtain a frame image data, need the starting position knowing piece image data, so need the frame synchronizing signal obtaining image capture device transmission; Obtain a line view data, need the starting position knowing a line view data equally, so need the line synchronizing signal obtaining image capture device transmission.After the data of all row all obtain inside piece image, just complete the collection of entire image data.But, owing to not obtaining the line synchronizing signal of image capture device and the interface of frame synchronizing signal in Solid State Storage Controller, so in above-mentioned steps 201, two of Solid State Storage Controller untapped signal pins are multiplexed with the first universal input/output interface and the second universal input/output interface, and obtain line synchronizing signal and frame synchronizing signal by these two universal input/output interfaces.
In step 202., due to image capture device, to send image pixel data be the pixel clock signal that self sends with it is reference data, so image capture device sends view data keep synchronous with pixel clock signal.If Solid State Storage Controller needs acquisition of image data, just need the pixel clock signal obtaining image capture device transmission, as the reference data clock gathering external image data, the acquisition view data that then Solid State Storage Controller could be correct.But, do not receive the signal pin of the pixel clock signal of image capture device due to Solid State Storage Controller, the pixel clock signal that the image capture device causing Solid State Storage Controller directly cannot obtain outside sends.
For this reason, when considering that Solid State Storage Controller reads external image data, be benchmark by reading the clock control signal of solid-state memory, the pixel clock signal sent in order to the clock signal and image capture device that make Solid State Storage Controller keeps synchronous, by utilizing being ready to or signal that busy state detects of NAND_R/B and solid-state memory, be connected in the line synchronizing signal of image capture device.Because with a behavior base unit when external image collecting device transmission view data, when the NAND_R/B of Solid State Storage Controller detects that a line at first, command sequence with regard to the automatic software design patterns according to storage control starts the clock signal that NAND_RE reads solid-state memory, ensure the Complete Synchronization of pixel clock signal and the view data sent with external image collecting device, instead of the mode that traditional image controller directly obtains the pixel clock signal of outside image capture device cleverly, come with the viewdata signal gathered with this synchronous, thus achieve the correct collection of a line view data, so the collection of piece image data and follow-up continuous image data acquisition can be completed after the same method.
In step 203, because Solid State Storage Controller is employing 8 single data holding wire, realize the transmission of parallel clear data, and the image capture device of outside is also employing 8 single data holding wire, realizes the transmission transmission of parallel clear data.So they linked together, complete image data transmission collection can be realized.
Shown in Figure 3, the method for utilizing Solid State Storage Controller continuous acquisition view data shown in Fig. 3, this embodiment is mainly to the expansion that the embodiment shown in Fig. 2 is carried out, and the method specifically comprises:
Step 301, the crystal oscillator of main control chip is utilized to send work clock to image capture device;
Step 302, utilize the 3rd universal input/output interface and the 4th universal input/output interface to carry out initialization to the hardware register of described image capture device, described 3rd universal input/output interface and the 4th universal input/output interface get by two untapped signal pins of described Solid State Storage Controller are multiplexing;
Step 303, utilize the first universal input/output interface and the second universal input/output interface obtain respectively image capture device send frame synchronizing signal and line synchronizing signal, described first universal input/output interface and the second universal input/output interface obtain by two untapped signal pins of Solid State Storage Controller are multiplexing;
Step 304, when described second universal input/output interface obtain described image capture device send line synchronizing signal be non-data gather the term of validity time, start the command sequence read operation of storage control, generate the read data clock signal synchronous with the pixel clock signal of described image capture device;
Step 305, adjust the sequential of described read data clock signal according to described line synchronizing signal;
Step 306, to obtain the view data that described image capture device sends according to described read data clock signal.
Step 307, judge whether described view data is last frame view data, if so, then terminates; Otherwise, return step 303.
In step 301, in the process of conventional images controller acquisition of image data, because work clock is the signal reference data of logical circuit work, so when image controller self work, need a work clock; When outside image capture device work, also a work clock is needed, in order to ensure the work clock of image controller and image capture device and the synchronous of phase place, so the image capture device work that image controller self can provide a clock allow outside.
Although solid-state memory controller itself does not send the signal pin of work clock to image capture device, but consider the impossible individualism of Solid State Storage Controller, it must form a main control chip together with CPU processor, for the working clock reference signal of Solid State Storage Controller be all from main control chip above crystal oscillator, Solid State Storage Controller can use the clock of crystal oscillator to be directly supplied to external image collecting device, is supplied to the clock of peripheral hardware with alternative conventional images controller.
In step 302, no matter use what controller connect image capture device time, before normal use, all must the image capture device of initialization outside.So want to allow outside image capture device collect satisfactory data under correct mode of operation, just need the image capture device of initialization outside, under allowing it be operated in correct pattern.Initialization data, by adopting the interface of twin wire universal serial bus, is written in the hardware register of outside image capture device by controller, completes the outside mode of operation of image capture device and the initialization of state.
But, the interface of the twin wire universal serial bus of hardware is not all had due to a lot of main control chip with Solid State Storage Controller, so the present invention is by being multiplexed with universal input/output interface by the signal pin of Solid State Storage Controller, and on software, simulate the interface protocol of twin wire universal serial bus, thus the initialization operation of the hardware register to image capture device can be realized.
In step 305, in order to compatibility uses the different pixel clock frequency of different external image equipment and their uses, and their pixel clocks of sending and the edge relation of image data, produce the otherness between sequential, that storage control produces and between the pixel clock signal that external image collecting device sends synchronous sequence relation can be adjusted dynamically by software, reach obtain accurate, flexibly with the pixel clock of the Sync image capture equipment of highly compatible read synchronizing signal.Its implementation please refer to shown in Fig. 4: arrange register by the time sequence parameter of software design patterns storage control, can adjust the ratio TS1 of low and high level width and the size of TS2 of the clock signal one-period of the reading data of storage control dynamically.
Following explanation is referred to about the english abbreviation in Fig. 4:
Asic clk is the clock of Solid State Storage Controller work;
Opt_len is the data length that Solid State Storage Controller once transmits;
Ale/cle is Solid State Storage Controller address latch and order latch signal;
#wr/#rd is that Solid State Storage Controller writes data clock signal and read data clock signal;
TS1 is Solid State Storage Controller address latch and order latch signal rising time;
TF1 is Solid State Storage Controller address latch and order latch signal trailing edge time;
TS2 is that Solid State Storage Controller writes data clock signal and read data rising edge clock signal time;
TF2 is that Solid State Storage Controller writes data clock signal and read data clock signal trailing edge time.
About other steps shown in Fig. 3, all substantially identical with the step shown in Fig. 2, the explanation of step shown in Figure 2, does not repeat at this.
In this specification, each embodiment adopts the mode of going forward one by one to describe, and what each embodiment stressed is the difference with other embodiments, between each embodiment identical similar portion mutually see.For device disclosed in embodiment, because it corresponds to the method disclosed in Example, so description is fairly simple, relevant part illustrates see method part.
It will be understood by those skilled in the art that and any one in much different technique and technology can be used to represent information, message and signal.Such as, the message mentioned in above-mentioned explanation, information can be expressed as voltage, electric current, electromagnetic wave, magnetic field or magnetic particle, light field or more combination in any.
Professional can also recognize further, in conjunction with unit and the algorithm steps of each example of embodiment disclosed herein description, can realize with electronic hardware, computer software or the combination of the two, in order to the interchangeability of hardware and software is clearly described, generally describe composition and the step of each example in the above description according to function.These functions perform with hardware or software mode actually, depend on application-specific and the design constraint of technical scheme.Professional and technical personnel can use distinct methods to realize described function to each specifically should being used for, but this realization should not thought and exceeds scope of the present invention.
The software module that the method described in conjunction with embodiment disclosed herein or the step of algorithm can directly use hardware, processor to perform, or the combination of the two is implemented.Software module can be placed in the storage medium of other form any known in random asccess memory (RAM), internal memory, read-only memory (ROM), electrically programmable ROM, electrically erasable ROM, register, hard disk, moveable magnetic disc, CD-ROM or technical field.To the above-mentioned explanation of the disclosed embodiments, professional and technical personnel in the field are realized or uses the present invention.
To be apparent for those skilled in the art to the multiple amendment of these embodiments, General Principle as defined herein can without departing from the spirit or scope of the present invention, realize in other embodiments.Therefore, the present invention can not be restricted to these embodiments shown in this article, but will meet the widest scope consistent with principle disclosed herein and features of novelty.
Claims (1)
1. a method for acquisition of image data, is characterized in that, comprising:
A, the crystal oscillator of main control chip is utilized to send work clock to image capture device;
B, utilize the 3rd universal input/output interface and the 4th universal input/output interface to carry out initialization to the hardware register of described image capture device, described 3rd universal input/output interface and the 4th universal input/output interface get by two untapped signal pins of Solid State Storage Controller are multiplexing;
C, utilize the first universal input/output interface and the second universal input/output interface obtain respectively image capture device send frame synchronizing signal and line synchronizing signal, described first universal input/output interface and the second universal input/output interface obtain by two untapped signal pins of Solid State Storage Controller are multiplexing;
D, when described second universal input/output interface obtain described image capture device send line synchronizing signal be non-data gather the term of validity time, start the command sequence read operation of storage control, generate the read data clock signal synchronous with the pixel clock signal of described image capture device;
E, adjust the sequential of described read data clock signal according to described line synchronizing signal;
F, to obtain the view data that described image capture device sends according to described read data clock signal;
G, judge whether described view data is last frame view data, if so, then terminates; Otherwise, return step C.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201110044660.6A CN102651799B (en) | 2011-02-24 | 2011-02-24 | Method for collecting image data |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201110044660.6A CN102651799B (en) | 2011-02-24 | 2011-02-24 | Method for collecting image data |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN102651799A CN102651799A (en) | 2012-08-29 |
| CN102651799B true CN102651799B (en) | 2015-07-01 |
Family
ID=46693686
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201110044660.6A Active CN102651799B (en) | 2011-02-24 | 2011-02-24 | Method for collecting image data |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN102651799B (en) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104869360B (en) * | 2015-05-19 | 2019-01-18 | 华为技术有限公司 | Video acquisition and display synchronous method and device |
| CN114071022B (en) * | 2020-08-07 | 2023-12-15 | 北京图森未来科技有限公司 | Control method, device and equipment of image acquisition equipment and storage medium |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1801313A (en) * | 2004-12-31 | 2006-07-12 | 厦门火炬福大显示技术有限公司 | Image data transmission and display circuit employing FPGA to control FED |
| CN101694609A (en) * | 2009-10-15 | 2010-04-14 | 上海大学 | Structure and method for improving speed of external memory interface of high-definition image real-time collecting system DSP |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2007052525A (en) * | 2005-08-16 | 2007-03-01 | Canon Inc | Data processor and data processing method |
-
2011
- 2011-02-24 CN CN201110044660.6A patent/CN102651799B/en active Active
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1801313A (en) * | 2004-12-31 | 2006-07-12 | 厦门火炬福大显示技术有限公司 | Image data transmission and display circuit employing FPGA to control FED |
| CN101694609A (en) * | 2009-10-15 | 2010-04-14 | 上海大学 | Structure and method for improving speed of external memory interface of high-definition image real-time collecting system DSP |
Also Published As
| Publication number | Publication date |
|---|---|
| CN102651799A (en) | 2012-08-29 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN101763331B (en) | System and method for realizing I2C bus control | |
| CN101308484B (en) | Serial bus device, transmission method and USB device | |
| CN103905654A (en) | Method and system for processing ESD interference in display screen of MIPI | |
| CN102298414A (en) | Server time synchronizing system | |
| CN103019871A (en) | Anti-deadlock system of I2C bus and anti-deadlock method | |
| CN104731746A (en) | Equipment controller device | |
| CN103902485A (en) | Multi-channel synchronized monitoring method for controlling parallel optical modules | |
| CN104834620A (en) | SPI (serial peripheral interface) bus circuit, realization method and electronic equipment | |
| CN104503722A (en) | Display screen compatible method and device and mobile terminal | |
| CN102651799B (en) | Method for collecting image data | |
| CN110419035A (en) | Usb host automatically switches to host | |
| CN103092806A (en) | Data transmission method and data transmission system based on serial peripheral interface (SPI) data transmission timing sequences | |
| CN106815164A (en) | Automatic clock configuration system and method | |
| CN108595356B (en) | Hard disk backboard compatible with RSSD hard disk and NVMe hard disk and method | |
| CN1790224B (en) | Reference clock unit, methods and systems for a configuring reference clock | |
| CN203084723U (en) | PCIE interface | |
| CN113906402A (en) | Inter-integrated circuit (I2C) device | |
| CN105512085A (en) | Information processing method and electronic equipment | |
| CN109101249A (en) | A kind of method for burn-recording of CPLD, device and storage card | |
| CN103593319A (en) | Serial port application method for supporting hot plugging and identifying external device automatically | |
| CN109766249A (en) | A kind of state display device of array hard disk | |
| CN102650935B (en) | Method for transmitting image data | |
| CN106292544B (en) | Based on PCIE interface hardware board and its bus control method and system | |
| CN109815169A (en) | A method of storage equipment and its storage link circuit self-adapting | |
| JP2000293485A (en) | Communication interface |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| PE01 | Entry into force of the registration of the contract for pledge of patent right | ||
| PE01 | Entry into force of the registration of the contract for pledge of patent right |
Denomination of invention: Method for collecting image data Effective date of registration: 20171102 Granted publication date: 20150701 Pledgee: China Co truction Bank Corp Guangzhou economic and Technological Development Zone sub branch Pledgor: Anyka (Guangzhou) Microelectronics Technology Co., Ltd. Registration number: 2017990001008 |
|
| PC01 | Cancellation of the registration of the contract for pledge of patent right |
Date of cancellation: 20181227 Granted publication date: 20150701 Pledgee: China Co truction Bank Corp Guangzhou economic and Technological Development Zone sub branch Pledgor: Anyka (Guangzhou) Microelectronics Technology Co., Ltd. Registration number: 2017990001008 |
|
| PC01 | Cancellation of the registration of the contract for pledge of patent right | ||
| PE01 | Entry into force of the registration of the contract for pledge of patent right | ||
| PE01 | Entry into force of the registration of the contract for pledge of patent right |
Denomination of invention: Method for collecting image data Effective date of registration: 20190130 Granted publication date: 20150701 Pledgee: China Co truction Bank Corp Guangzhou economic and Technological Development Zone sub branch Pledgor: Anyka (Guangzhou) Microelectronics Technology Co., Ltd. Registration number: 2019440000051 |
|
| PC01 | Cancellation of the registration of the contract for pledge of patent right | ||
| PC01 | Cancellation of the registration of the contract for pledge of patent right |
Date of cancellation: 20200320 Granted publication date: 20150701 Pledgee: China Co truction Bank Corp Guangzhou economic and Technological Development Zone sub branch Pledgor: ANYKA (GUANGZHOU) MICROELECTRONICS TECHNOLOGY Co.,Ltd. Registration number: 2019440000051 |
|
| CP01 | Change in the name or title of a patent holder | ||
| CP01 | Change in the name or title of a patent holder |
Address after: 3 / F, C1 area, innovation building, 182 science Avenue, Science City, Guangzhou, Guangdong 510663 Patentee after: Guangzhou Ankai Microelectronics Co.,Ltd. Address before: 3 / F, C1 area, innovation building, 182 science Avenue, Science City, Guangzhou, Guangdong 510663 Patentee before: ANYKA (GUANGZHOU) MICROELECTRONICS TECHNOLOGY Co.,Ltd. |
|
| CP02 | Change in the address of a patent holder | ||
| CP02 | Change in the address of a patent holder |
Address after: 510555 No. 107 Bowen Road, Huangpu District, Guangzhou, Guangdong Patentee after: Guangzhou Ankai Microelectronics Co.,Ltd. Address before: 3 / F, C1 area, innovation building, 182 science Avenue, Science City, Guangzhou, Guangdong 510663 Patentee before: Guangzhou Ankai Microelectronics Co.,Ltd. |