CN102591196A - Network clock time keeping device of satellite time service system - Google Patents
Network clock time keeping device of satellite time service system Download PDFInfo
- Publication number
- CN102591196A CN102591196A CN 201210089826 CN201210089826A CN102591196A CN 102591196 A CN102591196 A CN 102591196A CN 201210089826 CN201210089826 CN 201210089826 CN 201210089826 A CN201210089826 A CN 201210089826A CN 102591196 A CN102591196 A CN 102591196A
- Authority
- CN
- China
- Prior art keywords
- satellite
- signal
- chip microcomputer
- pps
- clk
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Landscapes
- Electric Clocks (AREA)
Abstract
A network clock time keeping device of a satellite time service system relates to the technical field of network time service and ensures time service of the system and a network clock to be synchronous. The satellite time service system is provided with a satellite signal receiving module for receiving satellite time service signals. The network clock time keeping device comprises a quartz crystal oscillator and a signal chip microcomputer, a pulse per second (PPS) signal input end of the single chip microcomputer is connected onto a PPS signal output end of the satellite receiving module, a clock (CLK) signal input end of the single chip microcomputer is connected onto a CLK signal output end of the quartz crystal oscillator, a pressure control signal output end of the single chip microcomputer is connected onto a pressure control signal input end of the quartz crystal oscillator through a digital-to-analogue conversion module, and a parallel data interface of the single chip microcomputer is connected onto a serial communication interface through a serial/parallel communication module. The network clock time keeping device can ensure time service of the system and the network clock to be synchronous when satellite signals cannot be received normally.
Description
Technical field
The present invention relates to the network Service of Timing, particularly relate to a kind of technology of network clocking time keeping device of satellite time dissemination system.
Background technology
A lot of telecommunication systems, electric system, military project system all are provided with the gps satellite signal receiver module; And through gps satellite signal receiver module reception gps satellite signal, synchronous according to realization system's time service of the PPS in the gps satellite signal that receives (pulse per second (PPS)) signal and network clocking.
But; When gps satellite generation communication failure; Gps satellite signal receiver module in these systems can can't normally receive PPS (pulse per second (PPS)) signal in the gps satellite signal; Thereby it is synchronous to have influence on system's time service and network clocking, thereby has influence on the normal operation of system, can cause systemic breakdown when serious.
Summary of the invention
To the defective that exists in the above-mentioned prior art; Technical matters to be solved by this invention provide a kind of can be in the time can't normally receiving satellite-signal; Safeguards system time service and network clocking are synchronous, thus the network clocking time keeping device of the satellite time dissemination system of the normal operation of safeguards system.
In order to solve the problems of the technologies described above; The network clocking time keeping device of a kind of satellite time dissemination system provided by the present invention; Be provided with the satellite-signal receiver module that is used to receive the satellite time signal in the said satellite time dissemination system; Said satellite-signal receiver module is provided with the PPS signal output part that is used to export the PPS signal, and is used for the serial communication interface of output time sign indicating number information, and it is characterized in that: this device comprises quartz oscillator, single-chip microcomputer;
Said quartz oscillator is provided with the CLK signal output part that is used to export the CLK signal, and is used to receive the voltage-controlled signal input part of its WV adjustment signal;
Said single-chip microcomputer is provided with PPS signal output part, PPS signal input part, CLK signal input part, voltage-controlled signal output part; And be provided with parallel data grabbing card; Its PPS signal input part is received the PPS signal output part of satellite receiver module; Its CLK signal input part is received the CLK signal output part of quartz oscillator; Its voltage-controlled signal output part warp one D/A converter module is received the voltage-controlled signal input part of quartz oscillator, and its parallel data grabbing card is received the serial communication interface of satellite receiver module through a string parallel communications module.
Further, said satellite-signal receiver module is the gps satellite signal receiver module.
The network clocking time keeping device of satellite time dissemination system provided by the invention; Utilize single-chip microcomputer to detect and judge that satellite-signal has not unusually; And detecting satellite-signal local PPS signal of cooperation output through parts such as single-chip microcomputer, quartz oscillators when unusual; Come safeguards system time service and network clocking synchronous, the normal operation of ability safeguards system.
Description of drawings
Fig. 1 is the structured flowchart of network clocking time keeping device of the satellite time dissemination system of the embodiment of the invention.
Embodiment
Below in conjunction with description of drawings embodiments of the invention are described in further detail, but present embodiment is not limited to the present invention, every employing analog structure of the present invention and similar variation thereof all should be listed protection scope of the present invention in.
As shown in Figure 1; The network clocking time keeping device of a kind of satellite time dissemination system that the embodiment of the invention provided; Be provided with the satellite-signal receiver module that is used to receive the satellite time signal in the said satellite time dissemination system; Said satellite-signal receiver module is provided with the PPS signal output part that is used to export PPS (pulse per second (PPS)) signal, and is used for the serial communication interface of output time sign indicating number information, it is characterized in that: this device comprises quartz oscillator (OCXO), single-chip microcomputer;
Said quartz oscillator (OCXO) is provided with the CLK signal output part that is used to export CLK (clock) signal, and is used to receive the voltage-controlled signal input part of its WV adjustment signal;
Said single-chip microcomputer is provided with PPS (pulse per second (PPS)) signal output part, PPS (pulse per second (PPS)) signal input part, CLK (clock) signal input part, voltage-controlled signal output part; And be provided with parallel data grabbing card; Its PPS signal input part is received the PPS signal output part of satellite receiver module; Its CLK signal input part is received the CLK signal output part of quartz oscillator; Its voltage-controlled signal output part warp one D/A converter module (DA) is received the voltage-controlled signal input part of quartz oscillator, and its parallel data grabbing card is received the serial communication interface of satellite receiver module through a string parallel communications (UART) module.
In the embodiment of the invention, said satellite-signal receiver module is a prior art, is specially the gps satellite signal receiver module.
The embodiment of the invention is applicable to that the network clocking of satellite time dissemination system is punctual, and its principle of work is following:
The satellite-signal receiver module receives the time service information that includes PPS (pulse per second (PPS)) signal and timecode information from satellite, and from its PPS signal output part output PPS signal, from its serial communication interface output time sign indicating number information;
Single-chip microcomputer is from the PPS signal of its PPS signal input part receiving satellite signal receiver module output; Receive the timecode information of satellite receiver module output through the serial parallel communication module; And judge according to the timecode information of receiving whether the PPS signal of satellite receiver module output is synchronous with satellite; If judged result is synchronous for the PPS signal and the satellite of the output of satellite receiver module; Then export PPS signal, otherwise then export local PPS signal from the PPS signal output part of single-chip microcomputer from the satellite receiver module from the PPS signal output part of single-chip microcomputer;
Single-chip microcomputer receives CLK (clock) signal of quartz oscillator output through its CLK signal input part; And according to the local PPS signal of CLK signal generation that receives; Single-chip microcomputer calculates the pulsed frequency of the CLK signal that receives in real time; And according to the pulsed frequency of the CLK signal that calculates; Export the WV that corresponding voltage-controlled signal is controlled quartz oscillator from voltage-controlled signal output part, quartz oscillator is according to the pulsed frequency of the CLK signal of its its CLK signal output part output of WV adjustment.
In the embodiment of the invention; Preestablished a per second full sized pules amount in the single-chip microcomputer; Reach two adjustment dividing values, two unit timing lengths; Said two adjustment dividing values are respectively the first adjustment dividing value, the second adjustment dividing value, and said two unit timing lengths are respectively the first unit timing length, the second unit timing length, and the duration of the said first unit timing length is less than the second unit timing length; The method of Single-chip Controlling quartz oscillator adjustment CLK signal pulse frequency is following:
1) single-chip microcomputer begins the timing of first a new unit timing length;
2) single-chip microcomputer umber of pulse value to the CLK signal of quartz oscillator output in the current first unit timing length is counted;
3), draw the full sized pules amount in the first unit timing length according to the first unit timing length and per second full sized pules amount;
The number of pulses of the CLK signal that single-chip microcomputer is received in the current first unit timing length is designated as A, and the full sized pules amount in the first unit timing length is designated as C, and the first adjustment dividing value is designated as E;
When A<C, single-chip microcomputer promptly increases the voltage-controlled signal value of output, and the WV of quartz oscillator is strengthened, and makes the pulsed frequency of CLK signal of quartz oscillator output increase, and then goes to step 1;
As A>C and (A-C)>and during E, single-chip microcomputer promptly reduces the voltage-controlled signal value exported, and the WV of quartz oscillator is reduced, and make the pulsed frequency of CLK signal of quartz oscillator output reduce, and then go to step 1;
As A>C and (A-C)≤during E, go to step 4;
4) single-chip microcomputer begins the timing of second a new unit timing length;
5) single-chip microcomputer umber of pulse value to the CLK signal of quartz oscillator output in the current second unit timing length is counted;
6), draw the full sized pules amount in the second unit timing length according to the second unit timing length and per second full sized pules amount;
The number of pulses of the CLK signal that single-chip microcomputer is received in the current second unit timing length is designated as B, and the full sized pules amount in the second unit timing length is designated as D, and the second adjustment dividing value is designated as F;
When B<D, single-chip microcomputer promptly increases the voltage-controlled signal value of output, and the WV of quartz oscillator is strengthened, and makes the pulsed frequency of CLK signal of quartz oscillator output increase, and then goes to step 1;
As B>D and (B-D)>and during F, single-chip microcomputer promptly reduces the voltage-controlled signal value exported, and the WV of quartz oscillator is reduced, and make the pulsed frequency of CLK signal of quartz oscillator output reduce, and then go to step 4;
As B>D and (B-D)≤during F, single-chip microcomputer finishes the control adjustment of the CLK signal pulse frequency of quartz oscillator output.
In the embodiment of the invention; Predefined per second full sized pules amount is the individual pulse of 60M (million) in single-chip microcomputer, and the first unit timing length is 128 seconds, and the second unit timing length is 1024 seconds; The first adjustment dividing value is 10; The second adjustment dividing value is 10, and the full sized pules amount in the first unit timing length is 128 * 60,000,000 pulses, and the full sized pules amount in the second unit timing length is 1024 * 60,000,000 pulses;
The voltage-controlled signal initial value of single-chip microcomputer output is 31968; When single-chip microcomputer output initial value is 31968 voltage-controlled signal; The voltage-controlled voltage that after digital-to-analog conversion, is input to quartz oscillator is 2V; The every increase of voltage-controlled signal of single-chip microcomputer output or reduce 2048, voltage-controlled signal is input to quartz oscillator after digital-to-analog conversion voltage-controlled voltage also increases or reduces about 0.128v accordingly.
Claims (2)
1. the network clocking time keeping device of a satellite time dissemination system; Be provided with the satellite-signal receiver module that is used to receive the satellite time signal in the said satellite time dissemination system; Said satellite-signal receiver module is provided with the PPS signal output part that is used to export the PPS signal; And be used for the serial communication interface of output time sign indicating number information, it is characterized in that: this device comprises quartz oscillator, single-chip microcomputer;
Said quartz oscillator is provided with the CLK signal output part that is used to export the CLK signal, and is used to receive the voltage-controlled signal input part of its WV adjustment signal;
Said single-chip microcomputer is provided with PPS signal output part, PPS signal input part, CLK signal input part, voltage-controlled signal output part; And be provided with parallel data grabbing card; Its PPS signal input part is received the PPS signal output part of satellite receiver module; Its CLK signal input part is received the CLK signal output part of quartz oscillator; Its voltage-controlled signal output part warp one D/A converter module is received the voltage-controlled signal input part of quartz oscillator, and its parallel data grabbing card is received the serial communication interface of satellite receiver module through a string parallel communications module.
2. the network clocking time keeping device of satellite time dissemination system according to claim 1 is characterized in that: said satellite-signal receiver module is the gps satellite signal receiver module.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN 201210089826 CN102591196A (en) | 2012-03-30 | 2012-03-30 | Network clock time keeping device of satellite time service system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN 201210089826 CN102591196A (en) | 2012-03-30 | 2012-03-30 | Network clock time keeping device of satellite time service system |
Publications (1)
Publication Number | Publication Date |
---|---|
CN102591196A true CN102591196A (en) | 2012-07-18 |
Family
ID=46480033
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN 201210089826 Pending CN102591196A (en) | 2012-03-30 | 2012-03-30 | Network clock time keeping device of satellite time service system |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN102591196A (en) |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN103123458A (en) * | 2013-02-05 | 2013-05-29 | 南信大影像技术工程(苏州)有限公司 | Wrist watch based on Beidou navigation system and having global positioning and automatic time service functions |
CN103884446A (en) * | 2014-04-08 | 2014-06-25 | 章礼道 | Quartz crystal thermometer based on Beidou time service |
CN107065513A (en) * | 2015-12-25 | 2017-08-18 | 精工爱普生株式会社 | Timing signal generator, electronic equipment and moving body |
CN107943736A (en) * | 2016-10-13 | 2018-04-20 | 百度(美国)有限责任公司 | Time-triggered protocol equipment and the data handling system for including time-triggered protocol equipment |
CN109743056A (en) * | 2019-02-26 | 2019-05-10 | 泰斗微电子科技有限公司 | Satellite time transfer device |
CN110967736A (en) * | 2018-09-28 | 2020-04-07 | 中国石油化工股份有限公司 | Single-point seismic acquisition system and seismic data synchronization and calibration method |
-
2012
- 2012-03-30 CN CN 201210089826 patent/CN102591196A/en active Pending
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN103123458A (en) * | 2013-02-05 | 2013-05-29 | 南信大影像技术工程(苏州)有限公司 | Wrist watch based on Beidou navigation system and having global positioning and automatic time service functions |
CN103884446A (en) * | 2014-04-08 | 2014-06-25 | 章礼道 | Quartz crystal thermometer based on Beidou time service |
CN107065513A (en) * | 2015-12-25 | 2017-08-18 | 精工爱普生株式会社 | Timing signal generator, electronic equipment and moving body |
CN107943736A (en) * | 2016-10-13 | 2018-04-20 | 百度(美国)有限责任公司 | Time-triggered protocol equipment and the data handling system for including time-triggered protocol equipment |
CN107943736B (en) * | 2016-10-13 | 2021-04-23 | 百度(美国)有限责任公司 | Time processing device and data processing system including the same |
CN110967736A (en) * | 2018-09-28 | 2020-04-07 | 中国石油化工股份有限公司 | Single-point seismic acquisition system and seismic data synchronization and calibration method |
CN109743056A (en) * | 2019-02-26 | 2019-05-10 | 泰斗微电子科技有限公司 | Satellite time transfer device |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN102591196A (en) | Network clock time keeping device of satellite time service system | |
CN101582732B (en) | Clock detection method and device | |
CN102468821B (en) | Awakening circuit, on-board unit, filter, and frequency detection and filtration method | |
US10129012B2 (en) | Tuning circuitry and operations for non-source-synchronous systems | |
CN102035472B (en) | Programmable digital frequency multiplier | |
CN103269220A (en) | Clock recovery circuit through NFC active load modulation based on digital phase-locked loop | |
CN101622814A (en) | Fast powering-up of data communication system | |
CN103631745A (en) | USB based synchronization and timing system | |
CN103650406A (en) | Apparatus for synchronizing a data handover between a first clock domain and a second clock domain | |
CN103760759A (en) | Automatic forward/reverse direction IRIG-B code decoding method | |
CN201663588U (en) | Device realizing multi-phase clock fractional division | |
CN104283556A (en) | Clock delay detecting circuit and semiconductor apparatus using the same | |
CN104579320A (en) | Clock delay method, clock delay device, delay-locked loop and digital clock management unit | |
CN105680855A (en) | Automatic frequency control method for smart grid sensing device | |
CN202583719U (en) | Network clock time keeping device of satellite time service system | |
CN101752901B (en) | Method, system, equipment and device for synchronizing data sampling at different places | |
CN101299609B (en) | Phase discriminator, phase demodulation method and phase-locked loop | |
CN105406838A (en) | Digital frequency doubling circuit and method for correcting clock duty cycle | |
CN110198198A (en) | A kind of roadside unit synchronous method, device, processor and roadside unit | |
CN101621346A (en) | Source synchronous receiving device with adaptive feedback and source synchronizing method | |
CN101447827A (en) | Method of frame number synchronization and device and system thereof | |
KR101901321B1 (en) | Clock generation device and method thereof | |
CN103414452B (en) | Clock data recovery device and electronic equipment | |
CN105024701A (en) | Frequency dividing ratio modulator used for spurious suppression | |
CN101183928A (en) | Clock switch method, clock switch unit, clock device and system |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C02 | Deemed withdrawal of patent application after publication (patent law 2001) | ||
WD01 | Invention patent application deemed withdrawn after publication |
Application publication date: 20120718 |