CN102565665B - 一种电路检测装置及方法 - Google Patents
一种电路检测装置及方法 Download PDFInfo
- Publication number
- CN102565665B CN102565665B CN201010594594.5A CN201010594594A CN102565665B CN 102565665 B CN102565665 B CN 102565665B CN 201010594594 A CN201010594594 A CN 201010594594A CN 102565665 B CN102565665 B CN 102565665B
- Authority
- CN
- China
- Prior art keywords
- circuit
- selected cell
- signal
- checker
- unit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Landscapes
- Tests Of Electronic Circuits (AREA)
Abstract
Description
Claims (8)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201010594594.5A CN102565665B (zh) | 2010-12-17 | 2010-12-17 | 一种电路检测装置及方法 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201010594594.5A CN102565665B (zh) | 2010-12-17 | 2010-12-17 | 一种电路检测装置及方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN102565665A CN102565665A (zh) | 2012-07-11 |
CN102565665B true CN102565665B (zh) | 2014-05-28 |
Family
ID=46411574
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201010594594.5A Active CN102565665B (zh) | 2010-12-17 | 2010-12-17 | 一种电路检测装置及方法 |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN102565665B (zh) |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN106383306B (zh) * | 2016-08-26 | 2019-03-19 | 中国电子科技集团公司第十研究所 | 数字电路输出锁死或无输出故障的测试方法 |
CN107132469B (zh) * | 2017-03-29 | 2024-04-26 | 北京集创北方科技股份有限公司 | 多路信号检测方法和电路及控制芯片 |
CN109361378B (zh) * | 2018-09-25 | 2022-05-24 | 瑞芯微电子股份有限公司 | Soc芯片异步时钟的验证平台和验证方法 |
CN109815619B (zh) * | 2019-02-18 | 2021-02-09 | 清华大学 | 一种将同步电路转化为异步电路的方法 |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4288066B2 (ja) * | 2002-12-27 | 2009-07-01 | エヌエックスピー ビー ヴィ | 回路装置 |
CN1259605C (zh) * | 2003-06-23 | 2006-06-14 | Ut斯达康(中国)有限公司 | 一种性能统计方法及数字芯片 |
CN2682480Y (zh) * | 2003-12-31 | 2005-03-02 | 上海贝岭股份有限公司 | 一种集成在芯片内的spi同步串行通讯接口电路 |
US20070174374A1 (en) * | 2004-01-30 | 2007-07-26 | Victor Company Of Japan, Limited | Pseudorandom number generator and pseudorandom number generation program |
WO2007010835A1 (ja) * | 2005-07-15 | 2007-01-25 | Sharp Kabushiki Kaisha | 信号出力回路、シフトレジスタ、出力信号生成方法、表示装置の駆動回路および表示装置 |
-
2010
- 2010-12-17 CN CN201010594594.5A patent/CN102565665B/zh active Active
Also Published As
Publication number | Publication date |
---|---|
CN102565665A (zh) | 2012-07-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN102292912A (zh) | 用于性能监视的关键路径电路 | |
CN102831272B (zh) | 用于双边沿触发器的可测试性设计方法 | |
CN102565665B (zh) | 一种电路检测装置及方法 | |
CN101063894B (zh) | 动态同步化处理器时钟与总线时钟前缘的方法与系统 | |
WO2007013306A1 (ja) | 半導体論理回路装置のテストベクトル生成方法及びテストベクトル生成プログラム | |
CN102879731B (zh) | 一种数字集成电路的测试方法 | |
CN109657464A (zh) | 一种基于路径延时分析的硬件木马检测方法 | |
US5771375A (en) | Automatic delay adjustment for static timing analysis using clock edge identification and half cycle paths | |
CN106297893A (zh) | 存储器测量电路的时钟电路及其设计方法 | |
CN108120917B (zh) | 测试时钟电路确定方法及装置 | |
CN107850641A (zh) | 片上系统(SoC)的系统级验证 | |
CN102495349B (zh) | 路径延时在线测量电路 | |
CN105138440A (zh) | 一种自带对比功能的标准单元库功能测试方法 | |
Kwok et al. | Addressing the challenges of reset verification in SoC designs | |
CN105372579B (zh) | 一种快速有效的电路单元重要性测度方法 | |
US7319729B2 (en) | Asynchronous interface methods and apparatus | |
CN110007713A (zh) | 跨时钟域信号动态调整检查参数的时序检查方法及系统 | |
US10120019B2 (en) | Automated method for analyzing a board having a plurality of FPGA components | |
CN102200565B (zh) | 一种芯片测试装置 | |
US20230306172A1 (en) | Dynamic cdc verification method | |
US20170146600A1 (en) | Scan Logic For Circuit Designs With Latches And Flip-Flops | |
US11017135B2 (en) | Scan logic for circuit designs with latches and flip-flops | |
US20080069277A1 (en) | Method and apparatus for modeling signal delays in a metastability protection circuit | |
US20050055611A1 (en) | Method of testing semiconductor apparatus | |
US20220209759A1 (en) | Clock sweeping system |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
ASS | Succession or assignment of patent right |
Owner name: JUXIN(ZHUHAI) TECHNOLOGY CO., LTD. Free format text: FORMER OWNER: JULI INTEGRATED CIRCUIT DESIGN CO., LTD. Effective date: 20141216 |
|
C41 | Transfer of patent application or patent right or utility model | ||
TR01 | Transfer of patent right |
Effective date of registration: 20141216 Address after: 519085 C District, 1# workshop, No. 1, science and technology No. four road, hi tech Zone, Zhuhai, Guangdong, China Patentee after: ACTIONS (ZHUHAI) TECHNOLOGY Co.,Ltd. Address before: 519085 No. 1, unit 15, building 1, 1 Da Ha Road, Tang Wan Town, Guangdong, Zhuhai Patentee before: Juli Integrated Circuit Design Co., Ltd. |
|
CP01 | Change in the name or title of a patent holder | ||
CP01 | Change in the name or title of a patent holder |
Address after: 519085 High-tech Zone, Tangjiawan Town, Zhuhai City, Guangdong Province Patentee after: ACTIONS TECHNOLOGY Co.,Ltd. Address before: 519085 High-tech Zone, Tangjiawan Town, Zhuhai City, Guangdong Province Patentee before: ACTIONS (ZHUHAI) TECHNOLOGY Co.,Ltd. |