CN102437893B - High speed 1553B bus communication system error correction method - Google Patents
High speed 1553B bus communication system error correction method Download PDFInfo
- Publication number
- CN102437893B CN102437893B CN201110332369.9A CN201110332369A CN102437893B CN 102437893 B CN102437893 B CN 102437893B CN 201110332369 A CN201110332369 A CN 201110332369A CN 102437893 B CN102437893 B CN 102437893B
- Authority
- CN
- China
- Prior art keywords
- error
- signal
- module
- error correction
- speed
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Abstract
The invention, which belongs to an error correction method, especially relates to a high speed 1553B bus communication system error correction method. A waveform of a Manchester coding signal transmitted on a 1553B communication system cable generates distortion because a speed is increased and there is an error in the system communication. By using the error correction method of the invention, the above problems can be solved. In the method, the signal is successively processed by a signal high-speed sampling module, an error detection module, an error compensation module, an error storage module and an error correction module. The signal high-speed sampling module comprises: a high speed sampling clock and a counter. The error detection module is used to determine a counting signal output by the signal high-speed sampling module. The error correction module carries out error correction processing to the received signal according to an error value stored in the error storage module. The high speed 1553B bus communication system error correction method provided in the invention is easy to be realized. Costs are low and an effect is obvious. A bottleneck of the1553B high speed bus communication whose speed is more than 10Mbit/s can be broken through.
Description
Technical field
The invention belongs to error correction method, be specifically related to a kind of high speed 1553 B bus communication system error correction method.
Background technology
To be US military release in 20 century 70s MIL-STD-1553B for realizing the military bus standard of aircraft electronic system synthesization.Due to its good opening and adaptability, be widely applied at present in aerospace industry.External satellite, main transport rocket and domsat, airship also generally adopt this bus as transfer of data and shared passage.But along with the development of China's weaponry, the raising of weapon manufacturing capacity, original bullet can not reach the requirement of Weapon Development far away with 1553B bus speed.For this reason, need to, on the basis of the former protocols having of compatibility and original bus cable, as shown in Figure 1, develop 1553B bus communication system at a high speed.
The communication speed that tradition 1553B bus communication system is 1Mbit/s, adopts Manchester's code mode to carry out signal transmission in bus, Manchester's code and 1553B communication frames form are as shown in Figure 2.The terminal such as BC, RT in tradition 1553B bus communication system is undertaken by the signal transmitting on transceiver, transformer and cable alternately.The terminal module of 1553B bus is low-voltage, and the signal transmitting in 1553B bus cable is in order to realize long Distance Transmission, and therefore the high-voltage signal more than 20V of employing carries out signal by transformer and transceiver mutual.Because 1553B bus cable is long, branch is many, operate outside circumstance complication, ambient noise are large, ensure the correct transmitting of manchester encoded signals in 1553B bus, under the condition that there is no code correction processing, transmission speed can not be very high, and speed can only reach 1Mbit/s.
Along with improving constantly that aerocraft system requires, traditional 1Mbit/s 1553B bus can not meet the demand of System Development.For this reason, need exploitation transmission rate higher, the 1553B bus communication system of for example 10Mbit/s.The manchester encoded signals transmitting on 10Mbit/s 1553B communication system cable, because speed improves, causes the waveform of coding to distort, system communication mistake.Therefore, must in the terminal of 1553B, add code correction mechanism, the Manchester's code waveform of distortion as shown in Figure 3.
Summary of the invention
The object of the invention is to for the deficiencies in the prior art, a kind of high speed 1553 B bus communication system error correction method is provided.
The technical solution adopted in the present invention is:
A kind of high speed 1553 B bus communication system error correction method, signal passes through the processing of signal high-speed sampling module, error-detecting module, error compensation module, error memory module, error correction module successively; Wherein, described signal high-speed sampling module comprises high-speed sampling clock, counter; Described error-detecting module is for judging the count signal of signal high-speed sampling module output; Described error compensation module is subject to error-detecting module controls, and in the time that error-detecting module detects that distortion occurs signal, error compensation module is started working; Described error memory module is for the storage of error amount; Described error correction module, according to the size of the error amount of error memory module storage, is carried out correction process to the received signal.
A kind of high speed 1553 B bus communication system error correction method as above, wherein: described high-speed sampling clock carries out high-speed sampling for the information that terminal is received, the high level signal that sampling obtains carries out record by counter.
A kind of high speed 1553 B bus communication system error correction method as above, wherein: the high level signal number of described counter records, lower than the half of periodic sampling number of times, judges that distortion has occurred signal; Or the judgement interval of setting tolerance signal distortion.
A kind of high speed 1553 B bus communication system error correction method as above, wherein: described error compensation module is according to the information of high-speed sampling module Counter record, judge the size of Manchester's code distortion, and the error amount of distortion is stored in error memory module.
A kind of high speed 1553 B bus communication system error correction method as above, wherein: described error amount is the average of repeatedly testing.
A kind of high speed 1553 B bus communication system error correction method, wherein: the step of while comprising the acquisition step of control information and normal communication, signal being carried out real-Time Compensation.
A kind of high speed 1553 B bus communication system error correction method as above, wherein:: the acquisition step of described control information, specifically comprises:
(1.1) receiving-transmitting sides sends a string known test patterns;
(1.2) each coding of the Manchester's code of terminal being received carries out high-speed sampling M time;
(1.3) high level signal sampling being obtained is counted, and count results is carried out to record;
(1.4) according to the result N of counter records, and predefined distortion threshold k, judge whether signal distorts, if N-100 > is K, think that distortion occurs starts error correcting routine; If N-100≤K, does not distort, corresponding error memory space is set to 0;
(1.5) after judgement distorts, calculate according to the record of counter and theoretical value the control information P=|M/2-N| that needs compensation, and storage;
(1.6) repeatedly repeat above-mentioned steps, draw multiple control information and average to draw final control information P
a, complete control information collecting work.
A kind of high speed 1553 B bus communication system error correction method as above, wherein: the step of when described normal communication, signal being carried out to real-Time Compensation is, carry out normal communication after completing control information collection time, to utilize the control information P of storage
athe error that Manchester signal in normal communication is occurred is carried out real-time compensation.
The invention has the beneficial effects as follows:
1. the present invention, by the signal distortion of the Manchester's code of transmitting in high speed 1553B bus is carried out to code correction, ensures the correct reliable communicating of high speed 1553B bus, is especially applicable to speed at 10Mbit/s and above high speed 1553B communication system.
2. high speed 1553B bus correction method provided by the invention can effectively be avoided the impact of noise on bus communication, improves the ability to communicate of high speed 1553B bus.
3. high speed 1553B bus correction method provided by the invention is specially adapted to the above 1553B high-speed bus of 10Mbit//s.
4. high speed 1553B bus correction method realization provided by the invention is simple, cost is low, and successful is broken through one of bottleneck of the above 1553B high-speed bus of 10Mbit/s communication.
5. the present invention can ensure that the error rate of the above 1553B high-speed bus of 10Mbit/s meets the requirement of < 10-7.
Brief description of the drawings
Fig. 1 is 1553B bus interface theory diagram;
Fig. 2 is Manchester's code and 1553B communication frames form;
Fig. 3 is the Manchester's code waveform of distortion;
Fig. 4 is the module map of a kind of high speed 1553 B bus communication system error correction method provided by the invention;
Fig. 5 is a kind of high speed 1553 B bus communication system error correction method flow chart provided by the invention.
Embodiment
Below in conjunction with drawings and Examples, a kind of high speed 1553 B bus communication system error correction method provided by the invention is introduced:
As shown in Figure 4, a kind of high speed 1553 B bus communication system error correction method, signal passes through the processing of signal high-speed sampling module, error-detecting module, error compensation module, error memory module, error correction module successively.
Wherein, signal high-speed sampling module comprises high-speed sampling clock, counter.High-speed sampling clock carries out high-speed sampling for the information that terminal is received, the high level signal that sampling obtains carries out record by counter.
Because the cycle of a code value of Manchester's code is determined, therefore, determine that the sampling number under sample frequency is certain.Normal Manchester's code should be that high-low signal respectively accounts for half within a signal period.If the high level signal number of counter records is lower than the half of periodic sampling number of times, and it is larger to depart from tolerable threshold value, can judge that distortion has occurred signal.
Error-detecting module is for judging the count signal of high-speed sampling module output.If the high level signal number of counter records lower than the half of periodic sampling number of times, can judge that distortion has occurred signal.When judgement, can set a judgement interval, can tolerate certain signal distortion.When sampling is during far away higher than signal period of Manchester's code, interval can set slightly larger of judgement.
Error compensation module is subject to error-detecting module controls, and in the time that error-detecting module detects that distortion occurs signal, error compensation module is started working.Error compensation module, according to the information of high-speed sampling module Counter record, judges the size of Manchester's code distortion, and this value is stored in error memory module.Error compensation module determines that offset need to pass through repeatedly test and determine a rational average, and is finally stored in error memory module, utilizes final error correction values to carry out correction process when bus is normally worked.
Error memory module is for the storage of error amount.This error amount derives from the mean value that repeatedly measurement is obtained.
Error correction module, according to the size of the error amount of error memory module storage, is carried out correction process to the received signal.Error code and the miscommunication having avoided code signal to distort bringing to system.
In each terminal (BC, RT), all use above-mentioned error correction method, and each node there is an error memory space to other nodes, store specially the compensated information to this node.
This error correction method need to, after each startup system, carry out correction process one time.Determine the offset in the error compensation module in each terminal by each node being carried out to one or many communication.After error correction completes, system is carried out normal communication, and definite error codes is added in system.
According to the flow chart shown in Fig. 5, a kind of high speed 1553 B bus communication system error correction method provided by the invention is specifically described:
(1) first carry out the collection of control information, collecting work need to repeatedly circulate and just can complete.Each circulation comprises following step:
(1.1) receiving-transmitting sides sends a string known test patterns, as 1010101010101010.
(1.2) each coding of the Manchester's code of terminal being received carries out high-speed sampling M time, the number adopting is at a high speed determined according to concrete speed, applied environment and system requirements, under 10Mbps rate conditions, the sample frequency that adopts each coding M=200 time, can ensure good error correction effect.
(1.3) high level signal sampling being obtained is counted, and count results (N time) is carried out to record.
(1.4) according to the result N of counter records (0 < N < 200), and predefined distortion threshold k, K=10 for example can be set, judge whether signal distorts, if N-100 > is K, think that distortion occurs starts error correcting routine.If N-100≤K, thinks and do not distort, corresponding error memory space is set to 0.
(1.5), after judgement distorts, error compensation module calculates according to the record of counter and theoretical value (M/2) the big or small P=|M/2-N| that needs compensation, and memory error information P.
(1.6) repeatedly repeat step 1～5 above, draw multiple control information and average to draw final control information P
a, complete control information collecting work.
(2) carry out the real-Time Compensation of signal when normal communication.After completing control information collection, just can carry out normal communication.In the time carrying out normal communication, utilize the final control information P of storage
athe error that Manchester signal in normal communication is occurred is carried out real-time compensation, and the signal that guarantee enters 1553B bus protocol processing module is comparatively intact waveform.
Above-mentioned steps is that a terminal is determined and the error correction flow process of another terminal called error.If there are multiple terminals in system, before normal communication, between each terminal, to carry out correction process so, corresponding error is stored.In the time of normal communication, judge the size of required compensation according to the RT address of transmitting information, ensure the transmitting of information.
Claims (7)
1. a high speed 1553 B bus communication system error correction method, is characterized in that: signal passes through the processing of signal high-speed sampling module, error-detecting module, error compensation module, error memory module, error correction module successively; Wherein, described signal high-speed sampling module comprises high-speed sampling clock, counter; Described error-detecting module is for judging the count signal of signal high-speed sampling module output; Described error compensation module is subject to error-detecting module controls, and in the time that error-detecting module detects that distortion occurs signal, error compensation module is started working; Described error memory module is for the storage of error amount; Described error correction module, according to the size of the error amount of error memory module storage, is carried out correction process to the received signal.
2. a kind of high speed 1553 B bus communication system error correction method according to claim 1, is characterized in that: described high-speed sampling clock carries out high-speed sampling for the information that terminal is received, the high level signal that sampling obtains carries out record by counter.
3. a kind of high speed 1553 B bus communication system error correction method according to claim 1, is characterized in that: the high level signal number of described counter records, lower than the half of periodic sampling number of times, judges that distortion has occurred signal; Or the interval that judges of setting tolerance signal distortion judges whether signal distorts.
4. a kind of high speed 1553 B bus communication system error correction method according to claim 1, it is characterized in that: described error compensation module is according to the information of high-speed sampling module Counter record, judge the size of Manchester's code distortion, and the error amount of distortion is stored in error memory module.
5. a kind of high speed 1553 B bus communication system error correction method according to claim 4, is characterized in that: described error amount is the average of repeatedly testing.
6. a high speed 1553 B bus communication system error correction method, is characterized in that: the step of while comprising the acquisition step of control information and normal communication, signal being carried out real-Time Compensation; The acquisition step of described control information, specifically comprises:
(1.1) receiving-transmitting sides sends a string known test patterns;
(1.2) each coding of the Manchester's code of terminal being received carries out high-speed sampling M time;
(1.3) high level signal sampling being obtained is counted, and count results is carried out to record;
(1.4) according to the result N of counter records, and predefined distortion threshold k, judge whether signal distorts, if N-100>K thinks that distortion occurs starts error correcting routine; If N-100≤K, does not distort, corresponding error memory space is set to 0;
(1.5) after judgement distorts, calculate according to the record of counter and theoretical value the control information P=|M/2-N| that needs compensation, and storage;
(1.6) repeatedly repeat above-mentioned steps, draw multiple control information and average to draw final control information P
a, complete control information collecting work.
7. a kind of high speed 1553 B bus communication system error correction method according to claim 6, it is characterized in that: the step of when described normal communication, signal being carried out to real-Time Compensation is, carry out normal communication after completing control information collection time, utilize the control information P of storage
athe error that Manchester signal in normal communication is occurred is carried out real-time compensation.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201110332369.9A CN102437893B (en) | 2011-10-28 | 2011-10-28 | High speed 1553B bus communication system error correction method |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201110332369.9A CN102437893B (en) | 2011-10-28 | 2011-10-28 | High speed 1553B bus communication system error correction method |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN102437893A CN102437893A (en) | 2012-05-02 |
| CN102437893B true CN102437893B (en) | 2014-08-27 |
Family
ID=45985781
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201110332369.9A Expired - Fee Related CN102437893B (en) | 2011-10-28 | 2011-10-28 | High speed 1553B bus communication system error correction method |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN102437893B (en) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102821080B (en) * | 2012-08-08 | 2015-01-14 | 天津大学 | Receiving method for bandwidth expansion of 1553B communication bus |
| CN109327366A (en) * | 2018-10-17 | 2019-02-12 | 西安微电子技术研究所 | A kind of high speed 1553B bus signals decoder design method |
Family Cites Families (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR100770924B1 (en) * | 2005-02-04 | 2007-10-26 | 삼성전자주식회사 | Apparatus and method for compensating frequency offset in a wireless communication system |
| US7830998B2 (en) * | 2006-01-17 | 2010-11-09 | Edgewater Computer Systems, Inc. | Approximate linear FM synchronization symbols for a bandwidth configurable OFDM modem |
| US7920588B2 (en) * | 2006-05-22 | 2011-04-05 | Edgewater Computer Systems, Inc. | Data communications system and method of data transmission |
| US20090150537A1 (en) * | 2007-12-10 | 2009-06-11 | John Fanson | Data communication method for a set of hard-real time applications within a network |
| JP2010263496A (en) * | 2009-05-08 | 2010-11-18 | Sony Corp | Signal processing device and error correction method |
| CN102045275A (en) * | 2009-10-16 | 2011-05-04 | 昆山九华电子设备厂 | Cable-transmitted Manchester coded signal receiver |
| CN101882929B (en) * | 2010-06-30 | 2012-12-05 | 中国电子科技集团公司第五十八研究所 | Input common mode voltage offset compensation circuit of pipelined analog-to-digital converter |
| CN102035600B (en) * | 2010-11-26 | 2013-08-14 | 北京航空航天大学 | Physical interface board of high speed 1553B optical fiber bus |
-
2011
- 2011-10-28 CN CN201110332369.9A patent/CN102437893B/en not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| CN102437893A (en) | 2012-05-02 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| Fang et al. | Design and simulation of UART serial communication module based on VHDL | |
| CN103916252B (en) | High-bandwidth Ethernet IP core based on FPGA | |
| CN104008078B (en) | Method for high-speed transmission between data transmission boards based on FPGA | |
| CN102262572B (en) | Inter integrated circuit (IIC) bus interface controller with cyclic redundancy checking (CRC) function | |
| CN105068966A (en) | Serial automatic identification method | |
| CN108390752A (en) | Signal acceptance method | |
| CN102136968B (en) | Method for measuring delay of message in Ethernet switching equipment and Ethernet switching equipment | |
| CN102546084B (en) | Anti-interference error-correcting and sampling system and method in process of receiving asynchronous serial communication data | |
| CN102437893B (en) | High speed 1553B bus communication system error correction method | |
| CN102938744B (en) | A kind of implementation method of universal serial transceiver | |
| CN105262644A (en) | General test system based on protocol configuration and method | |
| CN106911530B (en) | Key test instruction transmission system and method based on serial port redundancy strategy | |
| CN113934667A (en) | Oversampling asynchronous communication method based on FPGA logic resource delay | |
| CN103577485A (en) | Master and slave mode inquiry system and method | |
| WO2023124197A1 (en) | Timestamp synchronization error compensation method, apparatus, electronic device, and storage medium | |
| CN108318028A (en) | A kind of navigation system core processing circuit design method | |
| CN109302430B (en) | Low-delay ARINC818 bus transceiving method | |
| CN101764669A (en) | CRC code check method in data receiving process | |
| CN103036566B (en) | A kind of on-line control controller of analog front-end chip | |
| CN105005511A (en) | Serial communication data checking method | |
| CN100444595C (en) | A method of master-slave equipment communication | |
| CN112073152B (en) | FPGA anti-interference processing method for improving reliability of CHSI received data | |
| Zhijian | Notice of Retraction: Research and design of 1553B protocol Bus Control Unit | |
| US8254494B2 (en) | Method and device for implementing data transmission | |
| CN202385121U (en) | Control system of FSM-based short distance home communication protocol |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| C41 | Transfer of patent application or patent right or utility model | ||
| TR01 | Transfer of patent right |
Effective date of registration: 20150930 Address after: 300141 No. five, No. 162, Hebei District, Tianjin Patentee after: TIANJIN JINHANG INSTITUTE OF COMPUTING TECHNOLOGY Address before: 300141 Tianjin City, Hebei District Huang Wei Lu No. 69 Patentee before: NO.8357 Research Institute of the Third Academy of China Aerospace Science & Industry Corp. |
|
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20140827 Termination date: 20151028 |
|
| EXPY | Termination of patent right or utility model |